JPS58179077A - Method for compensating picture deterioration of video signal - Google Patents

Method for compensating picture deterioration of video signal

Info

Publication number
JPS58179077A
JPS58179077A JP57062814A JP6281482A JPS58179077A JP S58179077 A JPS58179077 A JP S58179077A JP 57062814 A JP57062814 A JP 57062814A JP 6281482 A JP6281482 A JP 6281482A JP S58179077 A JPS58179077 A JP S58179077A
Authority
JP
Japan
Prior art keywords
signal
adder
level
noise
subtracted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP57062814A
Other languages
Japanese (ja)
Inventor
Yutaka Ichii
一井 豊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Victor Company of Japan Ltd
Nippon Victor KK
Original Assignee
Victor Company of Japan Ltd
Nippon Victor KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Victor Company of Japan Ltd, Nippon Victor KK filed Critical Victor Company of Japan Ltd
Priority to JP57062814A priority Critical patent/JPS58179077A/en
Priority to DE3313430A priority patent/DE3313430C2/en
Priority to FR8306122A priority patent/FR2525418B1/en
Priority to GB08310064A priority patent/GB2119205B/en
Publication of JPS58179077A publication Critical patent/JPS58179077A/en
Priority to US06/800,105 priority patent/US4613905A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/14Picture signal circuitry for video frequency region
    • H04N5/21Circuitry for suppressing or minimising disturbance, e.g. moiré or halo

Abstract

PURPOSE:To suppress the shading emerging to a reproduced screen, by compensating so as to ensure a slow change of a level between the signal having a certain level and the signal having another level in a video signal. CONSTITUTION:The high band component of a signal (b) extracted out of a delay circuit 3 is eliminated through a low pass filter (LPF) 8, and then the signal (b) is attenuated by an attenuator 9 to be turned into a signal (f'). The signal (f') and a signal (c) extracted through an LPF2 are added together with the same phase by an adder 10 to be turned into a signal (g). The signal (g) is supplied with an adverse phase to an adder 4. Here the signal (g) is subtracted from the signal (a) to obtain only the high band component, and then a signal (h) is obtained with the amplitude limited by a limiter 6. The signal (h) is supplied with an adverse phase to an adder 5, and the signal (h) is subtracted from the signal (a) at an adder 5. Then a reproduced luminance signal (i) from which the noise component is excluded is extracted through an output terminal 7. As a result, the rise of the output (i) becomes slow, and the black shading which is produced at a white part before the edge that especially changes from white to black on a screen can be suppressed. This assures pictures of good quality.

Description

【発明の詳細な説明】 本発明は映像信号の画像劣化補正方法に係り、信号と信
号との間の映像信号レベル変化が緩やかになるように補
正し、画面上劣化部分を目立ちにくくする画像劣化補正
方法ン提供することを目的とする。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for correcting image deterioration of a video signal, which corrects image deterioration so that the video signal level change between signals becomes gradual, and makes the deteriorated portion less noticeable on the screen. The purpose is to provide a correction method.

家庭用小形磁気記録再生装!(以下VTRという)では
種々信号処理1行なっているが、そのうちのいくつかは
処理を行なったことによって信号劣化ン生じる。
Compact magnetic recording and reproducing device for home use! (hereinafter referred to as a VTR) performs various types of signal processing, some of which cause signal degradation.

その−例として、再生系においてFM復調きれた再生輝
度信号に重畳され九ノイズ成分を除去する所謂ノイズリ
ダクション回路が設けられており、従来種々の回路が提
案されている。
As an example, a so-called noise reduction circuit is provided in the reproduction system to remove a noise component superimposed on the FM demodulated reproduced luminance signal, and various circuits have been proposed in the past.

第1図に本出願人が先に提案し九ノイズリダクション回
路の一例のブロック系統図1示す。同図において、入力
端子1に入来し几ノイズ成分乞含むFM復調され7を再
生輝度信号a(第2図(4))は、後述の低域フィルタ
2の立上り時間(Q、5μsec〜2μsec )をΔ
とし几場合(IH−Δ)(Hは1水平走査期間)なる遅
延量をもつ遅延回路3にて遅延される。即ち、遅延回路
3の出力は第2図11B)に示す如き信号aの略1H前
の信号すであり、信号すは低域フィルタ2にてノイズ取
分を含む高域成分を除去されて信号C(第2図(0)と
され、逆相で加算器4に供給される。
FIG. 1 shows a block system diagram 1 of an example of a nine-noise reduction circuit previously proposed by the applicant. In the same figure, the luminance signal a (FIG. 2 (4)) inputted to the input terminal 1, FM demodulated and reproduced 7 including noise components, has a rise time (Q, 5 μsec to 2 μsec) of the low-pass filter 2, which will be described later. ) to Δ
The signal is delayed by a delay circuit 3 having a delay amount of (IH-Δ) (H is one horizontal scanning period). That is, the output of the delay circuit 3 is a signal approximately 1H before the signal a as shown in FIG. C ((0) in FIG. 2) and is supplied to the adder 4 in reverse phase.

低域フィルタ2は例えば第3図に示す構成の6次ベッセ
ルフィルタであり、その周波数特性は第4図、その出力
特性は第5図に示す如くである。
The low-pass filter 2 is, for example, a sixth-order Bessel filter having the configuration shown in FIG. 3, its frequency characteristics are as shown in FIG. 4, and its output characteristics are as shown in FIG. 5.

低域フィルタは一般に積分作用がある之め、信号Cはあ
る時定数を以て立上り、その波形は多少なまり、入力す
に対して0.5μsec〜2.0μθθC程度遅れて立
上る。
Since a low-pass filter generally has an integral action, the signal C rises with a certain time constant, its waveform is somewhat rounded, and rises with a delay of about 0.5 μsec to 2.0 μθθC with respect to the input signal.

一方、再生輝度信号aは同相で加算器4及び加算器5に
供給される。加算器4において、信号aから信号Cが引
算されて高域成分のみとされ、リミッタ6にて信号成分
である大振幅信号成分のみリミッタレベルLにて振幅制
限されてノイズ成分と考えられる小蚤幅成分のみ第2図
(旬に示す如く出力され、逆相で加算器5に供給される
。この際、加算器4では信号Cのうち完全に立上ったH
レベルの信号を信号aから引算しているので、信号aの
特に立上り直後のノイズ成分を確実に分離取り出し得る
On the other hand, the reproduced luminance signal a is supplied to the adders 4 and 5 in the same phase. In the adder 4, the signal C is subtracted from the signal a to obtain only the high-frequency component, and in the limiter 6, the amplitude of only the large-amplitude signal component, which is the signal component, is limited at the limiter level L, and the small component that is considered to be the noise component is limited in the limiter 6. Only the flea width component is output as shown in FIG.
Since the level signal is subtracted from the signal a, the noise component especially immediately after the rise of the signal a can be reliably separated and extracted.

加算器5において、信号aからリミッタ6の出力のノイ
ズ成分dが引算され、出力端子Tより第2図(至)に示
す如きノイズ成分を除去され九再生輝度信号eが取り出
される。なお、信号aから信号Cン引算する際、信号c
Kはある立上り時定数がある几めにこの立上り部分のノ
イズ成分を完全に取り出し得す、このために加算器5に
おける引算の際に信号θの立上り直前に多少のノイズが
残るが、一般にVTRの沓生輝度信号のエツジ直前のノ
イズはエツジ直後のそれに比して小さく、又、この部分
のノイズはエツジ直後のそれに比して目立たない九め、
これを完全に除去し得なくて本実質的には殆ど問題ない
In the adder 5, the noise component d of the output of the limiter 6 is subtracted from the signal a, and the reproduced luminance signal e is extracted from the output terminal T with the noise component removed as shown in FIG. Note that when subtracting signal C from signal a, signal c
K can completely extract the noise component of this rising part with a certain rising time constant, so some noise remains just before the rising edge of the signal θ during subtraction in the adder 5, but in general The noise immediately before the edge of the VTR raw luminance signal is smaller than that immediately after the edge, and the noise in this part is less noticeable than that immediately after the edge.
Although this cannot be completely removed, there is practically no problem.

そこで、このエツジ直前の信号劣化について考えてみる
に、この信号劣化の目立つ度合は第2図(卸に示す如き
出力eの黒レベルから白レベルへ移行する立上りy或い
はこれと同様に白レベルから黒レベルへ移行する立下り
の時定数に関係しており、この信号劣化ケより目立たな
くする九めにはこの立上りy或いは立下り時定数を極力
なだらかにする心壁がある。この立上りy或いは立下り
を生じるのは、低減フィルタ2の出力C(第2図(c)
) ゛の立上りに時定数があるためで、この立上りがあ
まり急峻であると、画面上特に白から黒へ変化するエツ
ジの前の白い部分に或いは灰色からこれよりも輝度の高
い灰色へ変化するエツジに黒い隈増を生じ、良質な1偉
が得られない問題を生じる。
Therefore, if we consider the signal deterioration just before this edge, the degree of conspicuousness of this signal deterioration will be determined by the rising edge y of the output e transitioning from the black level to the white level as shown in Figure 2, or similarly from the white level to the white level. It is related to the time constant of the fall of the transition to the black level, and the key to making this signal deterioration less noticeable is to make the rise y or fall time constant as gentle as possible. It is the output C of the reduction filter 2 (Fig. 2(c)) that causes the fall.
) This is because there is a time constant for the rise of ゛, and if this rise is too steep, the white part in front of the edge that changes from white to black, or from gray to gray with higher brightness, may appear on the screen. This causes black areas to appear on the edges, causing the problem of not being able to obtain a high-quality 1-weight.

本発明は上記問題点を解決したものであり、第6図以下
と共にその一実施例について説明する。
The present invention solves the above problems, and one embodiment thereof will be described with reference to FIG. 6 and subsequent figures.

第6図は本発明になる映像信号の1儂劣化補正方法の一
実施例をノイズリダクション(ロ)路に適用した場合の
ブロック系統図1示し、同図中、第1図と同一部分には
同一番号を付す。同図中、8はコンデンサ及び抵抗にて
構成される低域フィルタで、その遅延量は低域フィルタ
2のそれよりも小。
FIG. 6 shows a block system diagram 1 in the case where an embodiment of the video signal deterioration correction method according to the present invention is applied to a noise reduction (b) path. Assign the same number. In the figure, 8 is a low-pass filter composed of a capacitor and a resistor, and its delay amount is smaller than that of the low-pass filter 2.

さく設定されている。It is set as follows.

遅延回路3から増り出され之信号すは低域フィルタ8で
その高域成分を除去されて第1図(ト)に実線で示す信
号fとされ、減衰器9にてそのレベルを減衰され信号f
のレベルに対して2俤〜5%lii度のレベルとされて
同図CD)に破線にて示す如き信号f°とされる。信号
f゛及び低域フィルタ2より取り出された信号C(同図
(0)は同相で〃口算器10に供給されて加算され、同
図(C)に破線にて示す信号9とされる。この場合、信
号すに対して遅延量が大きい信号Cに信号すに対して遅
延量が小さい信号f°が加算されるため、七の加算結果
である信号gの信号すに対する立上りは信号Cの信号す
に対する立上りに比して緩やかである。
The signal outputted from the delay circuit 3 has its high-frequency components removed by a low-pass filter 8 to become a signal f shown by a solid line in FIG. signal f
The signal f° is set at a level of 2° to 5%lii degrees with respect to the level of the signal f° as shown by the broken line in FIG. The signal f' and the signal C ((0) in the figure) taken out from the low-pass filter 2 are supplied in phase to the calculator 10 and added, resulting in a signal 9 shown by a broken line in the figure (C). In this case, since the signal f°, which has a smaller delay than the signal C, is added to the signal C, which has a larger delay than the signal The rise is gradual compared to the rise of the signal.

信号gは逆相で加算器4に供給され、ここで、信号aか
ら信号gが引算されて高域成分のみとされ、リミッタ6
にて大振幅信号成分のみリミッタレベルLで振幅制限さ
れて同図(ト)に示す信号りときれ、逆相で加算器5に
供給される。加算器5において、信号aから信号りが引
算され、出力端子Tより同図(F)に示す如きノイズ成
分を除去された再生輝度信号1が摩り出される。この場
合、加算器5においてはリミッタレベルLに達する迄の
最大傾斜が信号Cよりも小はい(信号すに対して立上り
が緩やか)信号gを信号aから引算しているため、出力
1の立上りylは、信号Cから得られた信号dを用いて
引算する構成の第1図示の回路による出力θの立上りy
に比して緩やかである。
The signal g is supplied to the adder 4 in reverse phase, where the signal g is subtracted from the signal a to obtain only the high frequency component, and the signal g is supplied to the limiter 6.
Only the large amplitude signal component is amplitude-limited by the limiter level L, and the signal shown in FIG. In the adder 5, the signal a is subtracted from the signal a, and the reproduced luminance signal 1 from which the noise component has been removed is outputted from the output terminal T as shown in FIG. In this case, in the adder 5, the maximum slope until reaching the limiter level L is smaller than the signal C (the rise is gradual compared to the signal). Since the signal g is subtracted from the signal a, the output 1 is The rising edge yl is the rising edge y of the output θ from the circuit shown in FIG. 1, which is configured to subtract using the signal d obtained from the signal C.
It is moderate compared to

つまり、本実施例では、第1図(ト)に示す如く、映倫
信号中ノイズを生じる信号レベル11そのものを減衰さ
せるのではなく、ノイズを生じない信号レベル1゜から
ノイズを生じるレベル1.マでのレペル変化の度合ケ緩
やかにして再生画面上劣化部分を目立ちにくくするもの
である。これにより、このレベル変化の度合が比較的急
峻な第1図示のものより略画面上4?に自から黒へ変化
するエツジの前の白い部分に生じる黒い隈取り娑減少し
得、良質な画gI!得ることができる。
That is, in this embodiment, as shown in FIG. 1 (G), instead of attenuating the signal level 11 that causes noise in the Eirin signal itself, the signal level 11 that does not cause noise is changed to the level 1 that causes noise. This is to make the degraded portion less noticeable on the playback screen by making the degree of level change gradual. As a result, the degree of this level change is approximately 4? The black shading that occurs in the white area in front of the edge that changes from self to black can be reduced, resulting in a high-quality image! Obtainable.

なお、加算器5において信号aから信号h’+2引算す
る場合、信号aElび信号りのレベル量を1:1に設定
(この場合、ノイズ成分は最もよく抑圧される)する他
、例えばリミッタ6の出力l減衰させることによりこれ
ら1例えば1:0.7に設定すると信号i中ノイズ成分
のレベル11が低減(レベ7bl、’)する一方、レベ
ル1゜、1□にノイズ成分が残る。このようにすれば、
8M比の改善度が減少して画面全体に極〈僅かのノイズ
を生じるが、レベルl からレペ/l−11′までの変
化が少ないために画面上隈取の輝度は減少し、バランス
のよい1儂とすることができる。
In addition, when subtracting the signal h'+2 from the signal a in the adder 5, in addition to setting the level amount of the signal aEl and the signal a to 1:1 (in this case, the noise component is best suppressed), for example, a limiter is used. By attenuating the output l of 6, if these 1 are set to, for example, 1:0.7, the level 11 of the noise component in the signal i is reduced (level 7bl,'), while the noise component remains at levels 1° and 1□. If you do this,
The degree of improvement in the 8M ratio decreases, causing a very slight noise on the entire screen, but since there is little change from level l to rep/l-11', the brightness of the shading on the screen decreases, resulting in a well-balanced image. It can be one person.

第8図は本発明方法!他のノイズリダクション回路に適
用した場合のブロック系統図を示し、同図中、第6図と
同一構成部分には同一番号ン付す3゜このものは、第6
図示の回路に遅延回路11,12、減衰器13.14及
び加算器15Y付加したものである。
Figure 8 shows the method of the present invention! A block system diagram when applied to other noise reduction circuits is shown. In the figure, the same components as in FIG. 6 are given the same numbers.
Delay circuits 11 and 12, attenuators 13 and 14, and an adder 15Y are added to the illustrated circuit.

端子1に入来した第9図(4)に示す信号jは遅延回路
3にて同図ω)に示す信号にとされ、信号には低域フィ
ルタ2にて同図(υに示す信号1とされる一方低域フィ
ルタ8にて同図の)K示す信号m及び減衰器9にて信号
m′とされて共に加算器10に供給される。上記の場合
と同様にして信号1と信号m°とが同相で加算されて同
図(a)に示す信号nとされ、信号nは逆相で加算器4
に供給されてここで信号jから信号nが引算され、リミ
ッタ6にてその大撮幅信号成分を掻幅制限されて同図(
ト)に示す如き信号0ときれる。加算器5において信号
jから信号0が引算されて同図(戸に示す如き信号pと
され、同相で加算器15に供給される。
The signal j shown in FIG. 9 (4) entering the terminal 1 is converted into a signal shown in the figure ω by the delay circuit 3, and the signal j is converted into the signal 1 shown in the same figure (υ) by the low-pass filter 2. On the other hand, the low-pass filter 8 converts the signal m shown in FIG. Similarly to the above case, the signal 1 and the signal m° are added in the same phase to form the signal n shown in FIG.
Here, the signal n is subtracted from the signal j, and the limiter 6 limits the wide imaging width signal component as shown in the figure (
The signal as shown in (g) is output as 0. In the adder 5, the signal 0 is subtracted from the signal j to form a signal p as shown in the figure, which is supplied to the adder 15 in phase.

一方、低域フィルタ8からの信号mは遅延回路“11,
12にて遅延されて同図(G) 、 @に示す信号ql
rとされ、減衰器13.14にて減衰されて同図CTJ
 、 (J)に示す信号pのレベルに対して2%〜Tチ
程度のレベルの信号CL’ * r’と場れて夫々逆相
で加算器15iC供給される。この場合、遅延(ロ)路
11.12の遅延量は、加算器5から摩り出された信号
pの立上りylの立上り時間及びそのレベルの大きさに
応じて設定されている。加算器15において信号pから
信号ゲ 、+が引算されることにより同図(F) K示
す信号pの立上りyoのレベルが減衰されて同図(3)
に示す信号Bとされ、出力端子Tより取り出される。
On the other hand, the signal m from the low-pass filter 8 is supplied to the delay circuit "11,"
The signal ql delayed by 12 and shown in (G) in the same figure, @
CTJ in the same figure after being attenuated by attenuators 13 and 14.
, CL'*r' having a level of about 2% to Tchi with respect to the level of the signal p shown in (J) are supplied to the adder 15iC in opposite phases. In this case, the amount of delay of the delay (b) paths 11 and 12 is set according to the rise time and level of the rise yl of the signal p extracted from the adder 5. In the adder 15, the signal G, + is subtracted from the signal p, thereby attenuating the level of the rising edge yo of the signal p shown in FIG.
The signal B is taken out from the output terminal T.

上記のように加算器10においてはレベル!緩やかに上
昇させて画面上劣化部分を目立たなくする構成であるが
、加算器15においてはレベルそのものを減衰させてこ
れl目立たなくする構成である。
As mentioned above, in the adder 10, the level! This is a configuration in which the level is gradually increased to make the degraded portion on the screen less noticeable, but the adder 15 is configured to attenuate the level itself to make it less noticeable.

このように信号pの信号のレベルを減衰させれば、レベ
ル1゜とレベル1.との差は少なくなり、再生画面上隈
取部分の輝度!減少し得、更に隈取l目立ちに〈〈シ得
、更に良質の画傷ン得ることができる。
If the signal level of signal p is attenuated in this way, level 1° and level 1. The difference between the brightness of the shaded area at the top of the playback screen becomes smaller! It is possible to reduce the shading, make the shading more noticeable, and obtain even better image quality.

第10図は本発明方法を更に他のノイズリダクション回
路に適用した場合のブロック系統図を示し、同図中、第
8図と同一構成部分には同一番号を付す。このものは、
端子1に第8図(至)〕に示す如き信号kが入来し、こ
れを遅延量ji33°にて遅延して同図(4)に示す信
号jン得る一方、信号kをそのまま低域フィルタ2.8
に供給して同図(O)、φ〕に示す信号1 、 tnY
得るものである。
FIG. 10 shows a block system diagram when the method of the present invention is applied to another noise reduction circuit, in which the same components as in FIG. 8 are given the same numbers. This thing is
A signal k as shown in FIG. 8 (to) comes into terminal 1, and is delayed by a delay amount of 33 degrees to obtain a signal j shown in FIG. 8 (4). Filter 2.8
The signal 1, tnY shown in the figure (O), φ] is supplied to
It's something you get.

この場合、遅延量83゛の遅延葺け、低域フィルタ2の
立上り時間t(第9図(0)に設定されている。なお、
このものの動作及びその効果は第8図に示す実施例より
容易に理解し得るため、その説明〉省略する。
In this case, a delay filter with a delay amount of 83゛ is used, and the rise time of the low-pass filter 2 is set to t (FIG. 9 (0).
Since the operation and effects of this device can be easily understood from the embodiment shown in FIG. 8, the explanation thereof will be omitted.

なお、第8図示及び第10図示の実施例と本に第6図示
の実施例と同様、加算器5における引算量i1:o、7
の如く設定してもよい。
Note that, similar to the embodiments shown in the eighth and tenth figures and the embodiment shown in the sixth figure of this book, the subtraction amount i1:o, 7 in the adder 5
It may be set as follows.

又、第8囚示及び第10図示の実施例において、加算器
5の出刃信号pの立上りに応じて遅延回路11.12の
他にこれと並列に更に遅延回jl!ン設けてもよく、又
、これとは逆に遅延回路11のみで十分であればこの遅
延回路一つでもよい。
In addition, in the embodiments shown in the eighth and tenth figures, in response to the rise of the cutting signal p of the adder 5, in addition to the delay circuits 11 and 12, a further delay circuit jl! Alternatively, if only the delay circuit 11 is sufficient, only this delay circuit may be used.

又、各実施例ともに遅延回路の代りに適当な遅延量をも
つフィルタン用いて本よい。
Further, in each of the embodiments, a filter having an appropriate amount of delay may be used instead of the delay circuit.

又、第8図示及び$10図示の実施例において、信号m
の代りに信号に!遅延回路11.12に供給するように
してもよい。
In addition, in the embodiments shown in FIG. 8 and $10, the signal m
Signal instead! It may also be supplied to delay circuits 11 and 12.

上述の如く、本発明になる映倫信号の画像劣化補正方法
は、映倫信号中あるレベル!もつノイズを含まない信号
とこのノイズ!含まない信号に連続スる他のレベ3yも
つノイズ信号との間のレベル変化を、ある時定数1以て
緩やかに変化するように補正するようにしたため、ノイ
ズを生じていない部分とノイズを生じている部分との境
界の輝度変化が緩やかであり、このため、ノイズ!生じ
ない信号からノイズン生じる信号の間のレベル変化が急
激であるよりも再生画面に現われる隈取りを目立たなく
し得、再生画像の質を向上し得る等の特長を有する。
As mentioned above, the image deterioration correction method of the Eirin signal according to the present invention can improve the image quality of the Eirin signal to a certain level! A noise-free signal and this noise! The level change between the non-containing signal and another noise signal with a level of 3y that continuously passes through the signal is corrected so that it changes gradually with a certain time constant of 1. The brightness changes at the boundary between the two parts are gradual, and this causes noise! It has the advantage that the shading that appears on the reproduced screen can be made less noticeable than when the level change between a signal that does not occur and a signal that generates noise is abrupt, and that the quality of the reproduced image can be improved.

【図面の簡単な説明】[Brief explanation of the drawing]

wJ1図及び第2図(4)〜(2)は夫々本出願人が先
に提案したノイズリダクション回路の一例のブロック系
統図及びその動作説明用信号波形図、第3図は第1図示
の低域フィルタの具体的回路図、第4図及び第5図は夫
々fa1図示の低域フィルタの周波数特性図及び出力特
性図、第6図及びW、1図(4)〜(至)は夫々本発明
方法の一実施例〉ノイズリダクその動作説明用信号波形
図、第8図及び第9図(4)〜(ト)は夫々本発明方法
の一実施例〉他のノイズリダクション回路に適用した場
合のブロック系統図及びその動作説明用信号波形図、第
10図は本発明方法を更に他のノイズリダクション回路
に適用した場合のブロック系統図である。 1・・・再生輝度信号入力端子、2,8・・・低域フィ
ルタ、3・・遅延回路、4.S、10・・・加算器、6
・・・リミッタ、T・・・出力端子、9・・・減衰器。
Figure wJ1 and Figures 2 (4) to (2) are a block system diagram and a signal waveform diagram for explaining the operation of an example of the noise reduction circuit previously proposed by the applicant, respectively, and Figure 3 is a diagram of the low voltage circuit shown in Figure 1. The specific circuit diagram of the low-pass filter, Figures 4 and 5 are the frequency characteristic diagram and output characteristic diagram of the low-pass filter shown in FA1, respectively, and Figures 6 and W, and Figures 1 (4) to (to) are respectively from this book. An embodiment of the method of the invention> The signal waveform diagrams for explaining the operation of the noise reduction, FIGS. A block system diagram and a signal waveform diagram for explaining its operation. FIG. 10 is a block system diagram when the method of the present invention is applied to another noise reduction circuit. 1... Reproduction luminance signal input terminal, 2, 8... Low pass filter, 3... Delay circuit, 4. S, 10... Adder, 6
...Limiter, T...Output terminal, 9...Attenuator.

Claims (1)

【特許請求の範囲】[Claims] 映像信号中あるレベルヶもつ信号と該信号に連続する他
のレベルZもつ信号との間のレベル変化ン、ある時定数
l以て緩やかに変化するように補正することを特徴とす
る映像信号の画像劣化補正方法。
An image of a video signal characterized in that the level change between a signal having a certain level in the video signal and a signal having another level Z following the signal is corrected so that it changes gradually with a certain time constant l. Deterioration correction method.
JP57062814A 1982-04-15 1982-04-15 Method for compensating picture deterioration of video signal Pending JPS58179077A (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP57062814A JPS58179077A (en) 1982-04-15 1982-04-15 Method for compensating picture deterioration of video signal
DE3313430A DE3313430C2 (en) 1982-04-15 1983-04-13 Noise reduction circuit
FR8306122A FR2525418B1 (en) 1982-04-15 1983-04-14 VIDEO NOISE REDUCTION CIRCUIT HAVING IMPROVED TRANSIENT CHARACTERISTICS
GB08310064A GB2119205B (en) 1982-04-15 1983-04-14 Video noise reduction circuit having improved transient characteristics
US06/800,105 US4613905A (en) 1982-04-15 1985-11-22 Video noise reduction circuit having improved transient characteristics

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57062814A JPS58179077A (en) 1982-04-15 1982-04-15 Method for compensating picture deterioration of video signal

Publications (1)

Publication Number Publication Date
JPS58179077A true JPS58179077A (en) 1983-10-20

Family

ID=13211177

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57062814A Pending JPS58179077A (en) 1982-04-15 1982-04-15 Method for compensating picture deterioration of video signal

Country Status (1)

Country Link
JP (1) JPS58179077A (en)

Similar Documents

Publication Publication Date Title
NL8102097A (en) VIDEO SIGNAL EDITING CIRCUIT.
JPS63121371A (en) Video signal processor
US4571613A (en) Noise reduction circuit for a video signal using a feedback type comb filter and an equalizer circuit
JPS58179077A (en) Method for compensating picture deterioration of video signal
JP2551205B2 (en) Contour correction circuit
JPS5897114A (en) Nonlinear emphasis circuit
JPH0556306A (en) Adaptive ringing controller
JPH026710Y2 (en)
JPH03268684A (en) Control correction circuit
JPS6236991A (en) Clip compensation circuit
JPS58179031A (en) Noise reduction circuit
JPS58179032A (en) Noise reduction circuit
JPH0153831B2 (en)
JPH0681269B2 (en) Video signal processor
KR0138328B1 (en) Multi-function sharing method and circuits in magnetic recording and reproducing apparatus
JPH0498655A (en) Video emphasis circuit
JPS59189786A (en) Noise reducing circuit of video signal
JPH011158A (en) Emphasis circuit
JPH02227803A (en) Equalizer circuit
JPS60103885A (en) Processing circuit of picture signal
JPS63115476A (en) Video signal processor
JPS62260485A (en) Noise cancel circuit
JPH04313965A (en) Picture quality improving device
JPH01288067A (en) Video signal contour correction device
JPH04294687A (en) Picture quality improving device