JPS58159171A - 並列処理方式 - Google Patents

並列処理方式

Info

Publication number
JPS58159171A
JPS58159171A JP4220882A JP4220882A JPS58159171A JP S58159171 A JPS58159171 A JP S58159171A JP 4220882 A JP4220882 A JP 4220882A JP 4220882 A JP4220882 A JP 4220882A JP S58159171 A JPS58159171 A JP S58159171A
Authority
JP
Japan
Prior art keywords
processor
memory
data
program
processors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4220882A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6259347B2 (enrdf_load_html_response
Inventor
Hiroshi Hatsuda
發田　弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP4220882A priority Critical patent/JPS58159171A/ja
Publication of JPS58159171A publication Critical patent/JPS58159171A/ja
Publication of JPS6259347B2 publication Critical patent/JPS6259347B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP4220882A 1982-03-17 1982-03-17 並列処理方式 Granted JPS58159171A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4220882A JPS58159171A (ja) 1982-03-17 1982-03-17 並列処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4220882A JPS58159171A (ja) 1982-03-17 1982-03-17 並列処理方式

Publications (2)

Publication Number Publication Date
JPS58159171A true JPS58159171A (ja) 1983-09-21
JPS6259347B2 JPS6259347B2 (enrdf_load_html_response) 1987-12-10

Family

ID=12629595

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4220882A Granted JPS58159171A (ja) 1982-03-17 1982-03-17 並列処理方式

Country Status (1)

Country Link
JP (1) JPS58159171A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPS6259347B2 (enrdf_load_html_response) 1987-12-10

Similar Documents

Publication Publication Date Title
US5535406A (en) Virtual processor module including a reconfigurable programmable matrix
JP2770603B2 (ja) 並列計算機
AU714681B2 (en) Parallel processor with redundancy of processor pairs
JPH0425586B2 (enrdf_load_html_response)
CN111324294B (zh) 存取张量数据的方法和装置
JP6802480B2 (ja) プロセッサ、情報処理装置及びプロセッサの動作方法
CN109117415A (zh) 数据共享系统及其数据共享方法
CN118656575A (zh) 矩阵处理方法、处理器、片上系统、电子设备及存储介质
JPS58159171A (ja) 並列処理方式
JPH07271744A (ja) 並列計算機
US11500632B2 (en) Processor device for executing SIMD instructions
JPS6259345B2 (enrdf_load_html_response)
JPS6246026B2 (enrdf_load_html_response)
EP3953815B1 (en) Computing device and computing system based on said device
Gannon et al. Parallel architectures for iterative methods on adaptive, block structured grids
JPH01177672A (ja) ディジタル信号処理装置
JP7487334B2 (ja) 処理ノード動作の制御
JPH0358163A (ja) 疎結合型マルチプロセッサシステム
Lioupis et al. The memory hierarchy of the CHESS computer
JPS6259346B2 (enrdf_load_html_response)
JPH01263858A (ja) マルチプロセッサシステム
Wong et al. A microprocessor-based office image processing system
Giles Simulation, Analysis, and Optimization of Heterogeneous CPU-GPU Systems
Ghosal et al. SHAMP: an experimental shared memory multimicroprocessor system for performance evaluation of parallel algorithms
JPH0215152Y2 (enrdf_load_html_response)