JPS58146092A - ジョセフソン記憶回路 - Google Patents
ジョセフソン記憶回路Info
- Publication number
- JPS58146092A JPS58146092A JP57027611A JP2761182A JPS58146092A JP S58146092 A JPS58146092 A JP S58146092A JP 57027611 A JP57027611 A JP 57027611A JP 2761182 A JP2761182 A JP 2761182A JP S58146092 A JPS58146092 A JP S58146092A
- Authority
- JP
- Japan
- Prior art keywords
- current
- control
- switch element
- circulating
- electric current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/44—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using super-conductive elements, e.g. cryotron
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57027611A JPS58146092A (ja) | 1982-02-23 | 1982-02-23 | ジョセフソン記憶回路 |
| US06/467,631 US4601015A (en) | 1982-02-23 | 1983-02-18 | Josephson memory circuit |
| DE8383101704T DE3380156D1 (en) | 1982-02-23 | 1983-02-22 | Josephson memory circuit |
| EP83101704A EP0087163B1 (en) | 1982-02-23 | 1983-02-22 | Josephson memory circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57027611A JPS58146092A (ja) | 1982-02-23 | 1982-02-23 | ジョセフソン記憶回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58146092A true JPS58146092A (ja) | 1983-08-31 |
| JPH05799B2 JPH05799B2 (enExample) | 1993-01-06 |
Family
ID=12225722
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57027611A Granted JPS58146092A (ja) | 1982-02-23 | 1982-02-23 | ジョセフソン記憶回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58146092A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011136889A1 (en) | 2010-04-30 | 2011-11-03 | Northrop Grumman Systems Corporation | Josephson magnetic random access memory system and method |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS53120341A (en) * | 1977-03-29 | 1978-10-20 | Ibm | Josephson memory cell |
-
1982
- 1982-02-23 JP JP57027611A patent/JPS58146092A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS53120341A (en) * | 1977-03-29 | 1978-10-20 | Ibm | Josephson memory cell |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011136889A1 (en) | 2010-04-30 | 2011-11-03 | Northrop Grumman Systems Corporation | Josephson magnetic random access memory system and method |
| JP2013529380A (ja) * | 2010-04-30 | 2013-07-18 | ノースロップ グルムマン システムズ コーポレイション | ジョセフソン磁気ランダムアクセスメモリシステムおよび方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH05799B2 (enExample) | 1993-01-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0732701B1 (en) | Bit-line precharge current limiter for CMOS dynamic memories | |
| Durlam et al. | A low power 1 Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects | |
| US5627963A (en) | Redundant read bus for correcting defective columns in a cache memory | |
| US5852574A (en) | High density magnetoresistive random access memory device and operating method thereof | |
| Mohapatra et al. | Symmetry breaking and naturalness of parity conservation in weak neutral currents in left-right—symmetric gauge theories | |
| US6111783A (en) | MRAM device including write circuit for supplying word and bit line current having unequal magnitudes | |
| US5831896A (en) | Memory cell | |
| US3643237A (en) | Multiple-junction tunnel devices | |
| US5404049A (en) | Fuse blow circuit | |
| Horiguchi et al. | A flexible redundancy technique for high-density DRAMs | |
| US6847544B1 (en) | Magnetic memory which detects changes between first and second resistive states of memory cell | |
| EP0375105A2 (en) | Memory apparatus for multiple processor systems | |
| EP0260503B1 (en) | Semiconductor memory device | |
| US5287485A (en) | Digital processing system including plural memory devices and data transfer circuitry | |
| US6097618A (en) | Apparatus and method for correcting data in a non-volatile random access memory | |
| US4601015A (en) | Josephson memory circuit | |
| JP3307423B2 (ja) | プログラム可能なメモリ用変調電流又は電流アンバランス型の電流オフセットセンス増幅器 | |
| JPH031757B2 (enExample) | ||
| JPS58146092A (ja) | ジョセフソン記憶回路 | |
| JP3821307B2 (ja) | フラッシュライト可能な半導体メモリ装置 | |
| GB1600300A (en) | Josephson memory devices | |
| US7952918B2 (en) | Method of operating a magnetoresistive RAM | |
| US3093749A (en) | Superconductive bistable circuit | |
| JPS5817998B2 (ja) | 半導体メモリ | |
| GB1055630A (en) | Content addressed memory system |