JPS5814543A - Substrate for semiconductor element - Google Patents

Substrate for semiconductor element

Info

Publication number
JPS5814543A
JPS5814543A JP11210881A JP11210881A JPS5814543A JP S5814543 A JPS5814543 A JP S5814543A JP 11210881 A JP11210881 A JP 11210881A JP 11210881 A JP11210881 A JP 11210881A JP S5814543 A JPS5814543 A JP S5814543A
Authority
JP
Japan
Prior art keywords
substrate
barrel
substrates
angles
capacity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11210881A
Other languages
Japanese (ja)
Inventor
Yoshio Fukuhara
福原 由雄
Shun Tada
駿 多田
Hideo Koizumi
小泉 英雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP11210881A priority Critical patent/JPS5814543A/en
Publication of JPS5814543A publication Critical patent/JPS5814543A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4871Bases, plates or heatsinks
    • H01L21/4878Mechanical treatment, e.g. deforming

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Die Bonding (AREA)

Abstract

PURPOSE:To remove flashes without damaging the flatness of a W or Mo semiconductor substrate, by rounding off the angles of the substrate by barrel polishing. CONSTITUTION:Rough discs having a diameter of 12mm. and a thickness of 2mm. are put in a hexagonal stainless barrel vessel to about 1/3 of the capacity thereof, green carborundum (80 meshes) and a small quantity of barrel grindstones (having diameters of 5-10mm.) are put therein in an amount nearly equal to that of the Mo discs, water is added so that the content is about 3/4 of the capacity, and then processing is made for one hour at 70rpm. As the result, the angles of substrates are given smooth roundness (0.5-1R) throughout the entire peripheries of both front and back surfaces thereof, and thereby excellent substrates having the surface roughness of about 10mu at maximum and the parallelism of 10-20mum are prepared. Thus, the semiconductor substrates which are highly excellent in intimate adhesion can be obtained.

Description

【発明の詳細な説明】 本発明は半導体素子基板に関する。[Detailed description of the invention] The present invention relates to a semiconductor element substrate.

従来、熱保鏝基板とも呼ばれる半導体素子基板としては
、熱膨張係数がケイ素と近似していることから、タング
ステン基板又はモリブデン基板が、多く用いられている
。これらの基板は半導体であるケイ素からなる整流素子
と、合金化法等の手法により、一体化するように張り合
せることによって用いられるが、その張り合せ面には高
度の平滑性が要求される。
Conventionally, tungsten substrates or molybdenum substrates have been widely used as semiconductor element substrates, also called heat-retaining trowel substrates, because their coefficient of thermal expansion is similar to that of silicon. These substrates are used by being bonded together with a rectifying element made of silicon, which is a semiconductor, by a method such as an alloying method, but the bonded surface is required to have a high degree of smoothness.

従来、この基板は、圧延加工して得られた板材をブレス
打抜して得られる。その後基板の平面度を得るためにブ
レス打抜の除虫ずるパリを旋盤あるいは砥石で面取りす
ることにより除去している。しかしながら、これらの加
工により得られる基板はパリ部分に工具を押圧するため
基板がわずかに屈曲することがあり、半導体素子との密
着性を害することがあった 本発明は、これらの事情に基づいてなされたもので、基
板の平面度を損なうことなくパリを除去した半導体素子
用基板を提供することを目的とする。
Conventionally, this substrate is obtained by press punching a plate material obtained by rolling. Thereafter, in order to obtain flatness of the substrate, the edges of the press punch are removed by chamfering with a lathe or a grindstone. However, the substrate obtained by these processes may be slightly bent due to the pressing of the tool on the edge part, which may impair the adhesion with the semiconductor element.The present invention is based on these circumstances. The object of the present invention is to provide a substrate for a semiconductor device from which pars are removed without impairing the flatness of the substrate.

本発明によるタングステン又はモリブデンの基板は、通
常は円板(ディスク)であり、タングステン又はモリブ
デン粉末を成形、焼結して作られるか、或いは、タング
ステン又はモリブデン粉末を成形、焼結した後、鍛造又
はロール加工に・・よってシート(板)とし、これをさ
らにブレス打抜きにより製造されるものである。粗板の
厚さは通常1〜2vanであり、大きさは、円板のもの
で、通常、7〜40m5pであるが、大型整流素子用と
しては60va1以上のものもある。
The tungsten or molybdenum substrate according to the present invention is usually a disk and is made by molding and sintering tungsten or molybdenum powder, or by forging after molding and sintering tungsten or molybdenum powder. Alternatively, it is manufactured by roll processing into a sheet (plate), which is then further manufactured by press punching. The thickness of the rough plate is usually 1 to 2 vans, and the size of a circular plate is usually 7 to 40 m5p, but there are also plates of 60 va1 or more for use in large rectifying elements.

本発明基板を得るためのバレルは両端が閉じた筒形容器
のことを指し、その材質は、ステンレスあるいは出器で
ある。研摩砥粒としては、例えば、カーボランダム(8
10)、アルミナ(kl、O,)等が良く、特に、グリ
ーン・カーボランダムが好ましい。粒度としては、要求
される表面の平滑度に応じて60メツシユ、80メツシ
ユ、180メツシユ、240メツシユ等のものが用いら
れる。更に好ましくは径3〜10iuaの砥石を混合す
る。砥粒と共にバレル中に入れられる液体としては、通
常は水でありその抽油性の液体を用いることもできる。
The barrel for obtaining the substrate of the present invention refers to a cylindrical container with both ends closed, and its material is stainless steel or a barrel. As the polishing abrasive grains, for example, carborundum (8
10), alumina (kl, O,), etc. are preferable, and green carborundum is particularly preferable. The particle size used is 60 mesh, 80 mesh, 180 mesh, 240 mesh, etc. depending on the required surface smoothness. More preferably, a grindstone having a diameter of 3 to 10 iua is mixed. The liquid put into the barrel together with the abrasive grains is usually water, and an oil-extracting liquid thereof can also be used.

研摩処理後の洗浄操作の容易さから水を用いるのが好ま
しい、研摩操作は、通常、常温で行なわれるが、研摩中
の摩擦熱により多少の温度上昇があっても支障はない。
It is preferable to use water for ease of cleaning after polishing. The polishing operation is usually carried out at room temperature, but there is no problem even if there is a slight temperature rise due to frictional heat during polishing.

研摩中、タングステン又はモリブデンの粗板、上記の砥
粒、および上記の研摩用液体を仕込んだバレルは、バレ
ルの軸を中心として回転せしめられ、これにより、砥粒
と粗板表面が接触せしめられて研摩が行なわれるが、バ
レルの回転数は通常30〜300回/分である。1回の
研摩に要する時間は砥粒の性質、粗板の表面粗さ、バレ
ルの回転数によっても異なるが、通常は0.5〜2時間
である。
During polishing, a barrel containing a tungsten or molybdenum rough plate, the abrasive grains, and the polishing liquid is rotated about the axis of the barrel, thereby bringing the abrasive grains into contact with the surface of the rough plate. The polishing is performed at a speed of 30 to 300 revolutions per minute. The time required for one polishing process varies depending on the properties of the abrasive grains, the surface roughness of the rough plate, and the number of rotations of the barrel, but is usually 0.5 to 2 hours.

上記のようにして得られる本発明基板は、基板が屈曲す
るような応力を受けることなく面端部の角部をほぼ均等
な丸味とすることができ、しかも表面平滑性は非常に高
い。
The substrate of the present invention obtained as described above can have substantially even rounded corners at the end portions of the surface without being subjected to stress that would cause the substrate to bend, and has extremely high surface smoothness.

実施例を述べる。An example will be described.

対角線長が約251、長さ30αの六角柱でなるステン
レス製のバレル容器に、直径12關×厚さ2flのモリ
ブデン粗板(円板)を容器173程度入れ、さらに砥粒
グリーンカーボランダム80メツシユのものと少量のバ
レル砥石(径5〜101Jl)とを、モリブデン粗板と
ほば  ゛同等量すよび水とを合わせて総量で容器の3
/4程度に入れて、このバレル容器を70回転/分で1
時間回転させた。
Approximately 173 rough molybdenum plates (discs) with a diameter of 12 mm and a thickness of 2 fl are placed in a stainless steel barrel container made of a hexagonal prism with a diagonal length of approximately 251 mm and a length of 30 α. and a small amount of barrel whetstone (diameter 5 to 101 Jl), about the same amount as the rough molybdenum plate, and water, the total amount is about 3 times the size of the container.
/4 and rotate this barrel container at 70 rpm.
Rotated time.

得られた基板の角部は表裏とも全周にわたって滑らかな
丸味(0,5〜1)L)を有しており、また表面粗さは
最大10μ程度、平行度は10〜20μmと極めて高い
平面状態であった。
The corners of the obtained substrate have a smooth roundness (0,5 to 1) L) over the entire circumference on both the front and back sides, and the surface roughness is approximately 10 μm at maximum, and the parallelism is 10 to 20 μm, which is an extremely high flat surface. It was a state.

この基板と比較のための基板(研削砥石でパリ取りした
もの)の、半導体素子との密着度を調べた。
The degree of adhesion of this substrate and a comparative substrate (which was deburred with a grinding wheel) to the semiconductor element was examined.

直径40m厚さ1mのモリブデンでなる半導体素子に同
径厚さ3寵の銅円板を熱間圧着した。
A copper disk with the same diameter and thickness of 3 cm was hot-pressed to a semiconductor element made of molybdenum with a diameter of 40 m and a thickness of 1 m.

この銅円板部分を側面から把持してはく離させモリブデ
ンのはく離面を観察した。はく離面に銅が全面番こ付着
して残っているものは密着度良はく離面の外縁部にモリ
ブデン地があられれているものは密着度不良である。そ
の結果は表のとおりであった。
This copper disk portion was gripped from the side and peeled off, and the peeled surface of molybdenum was observed. If copper remains on the peeled surface and remains, the adhesion is good; if the outer edge of the peeled surface is coated with molybdenum, the adhesion is poor. The results were as shown in the table.

密着度不良のものは、外縁部のほぼ全周にわたって巾1
+w程度のモリブデン地があられれていた。
If the adhesion is poor, the width should be 1 mm around the entire outer edge.
A molybdenum base of about +W was found.

以上より明らかなように本発明基板は密着度が極めて優
れている。
As is clear from the above, the substrate of the present invention has extremely excellent adhesion.

Claims (1)

【特許請求の範囲】[Claims] T1)  基板の角部にバレル研磨により丸味を付与し
たことを特徴とする半導体素子用基板−(2)  基板
はタングステン又はモリブデンでなる特許請求の範囲第
1項に記載の半導体素子用基板。
T1) A substrate for a semiconductor device, characterized in that corners of the substrate are rounded by barrel polishing. (2) The substrate for a semiconductor device according to claim 1, wherein the substrate is made of tungsten or molybdenum.
JP11210881A 1981-07-20 1981-07-20 Substrate for semiconductor element Pending JPS5814543A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11210881A JPS5814543A (en) 1981-07-20 1981-07-20 Substrate for semiconductor element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11210881A JPS5814543A (en) 1981-07-20 1981-07-20 Substrate for semiconductor element

Publications (1)

Publication Number Publication Date
JPS5814543A true JPS5814543A (en) 1983-01-27

Family

ID=14578347

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11210881A Pending JPS5814543A (en) 1981-07-20 1981-07-20 Substrate for semiconductor element

Country Status (1)

Country Link
JP (1) JPS5814543A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009008123A (en) * 2007-06-26 2009-01-15 Toyota Motor Corp Gear transmission device
CN103064247A (en) * 2011-10-24 2013-04-24 信越化学工业株式会社 Electronic grade glass substrate and making method
US9239094B2 (en) 2012-01-30 2016-01-19 Aisin Seiki Kabushiki Kaisha Face gear and gear device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS549280U (en) * 1977-06-21 1979-01-22

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS549280U (en) * 1977-06-21 1979-01-22

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009008123A (en) * 2007-06-26 2009-01-15 Toyota Motor Corp Gear transmission device
CN103064247A (en) * 2011-10-24 2013-04-24 信越化学工业株式会社 Electronic grade glass substrate and making method
US9239094B2 (en) 2012-01-30 2016-01-19 Aisin Seiki Kabushiki Kaisha Face gear and gear device

Similar Documents

Publication Publication Date Title
US6325709B1 (en) Rounded surface for the pad conditioner using high temperature brazing
JPH09270401A (en) Polishing method of semiconductor wafer
JP2000049122A5 (en)
JP6960866B2 (en) Single crystal 4H-SiC seed crystal for growth and its processing method
JP2001516145A (en) Semiconductor wafer processing method
US4530139A (en) Method of contouring crystal plates
JP2008132573A (en) Cmp conditioner
KR100334597B1 (en) Ceramic Substrate and Polishing Method Thereof
JPS5814543A (en) Substrate for semiconductor element
JPH02190258A (en) Double polishing method for titanium plate
JP2003288766A (en) Holding member for magnetic disk substrate and method for manufacturing the same
JPS58192745A (en) Grinding method of ceramic parts
JPH09309064A (en) Grinding device and grinding method
JP3678993B2 (en) Dresser for CMP processing
JPS59166464A (en) Polishing surface plate and method of manufacturing it
JPS5951740B2 (en) Method for manufacturing tungsten or molybdenum semiconductor element substrate
JPH11189500A (en) Production of oxide single crystal substrate
JPH0417332A (en) Wafer-holding plate for polishing semiconductor wafer and its face-correction treatment
JPH05228845A (en) Polishing film for texturing magnetic disc board
JP3467483B2 (en) Fixed abrasive structure for precision polishing
JP2003165048A (en) Polishing tool shaping method and polishing device
JP4210134B2 (en) Wafer polishing jig and manufacturing method thereof
JPWO2021229254A5 (en)
JP2004098236A (en) Ceramics plate
JP2024027073A (en) Ceramic wafer having surface profile and method for manufacturing the same