JPS5812608B2 - デンシケイサンキシステム - Google Patents

デンシケイサンキシステム

Info

Publication number
JPS5812608B2
JPS5812608B2 JP49025394A JP2539474A JPS5812608B2 JP S5812608 B2 JPS5812608 B2 JP S5812608B2 JP 49025394 A JP49025394 A JP 49025394A JP 2539474 A JP2539474 A JP 2539474A JP S5812608 B2 JPS5812608 B2 JP S5812608B2
Authority
JP
Japan
Prior art keywords
memory
processors
main memory
processor
local memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP49025394A
Other languages
English (en)
Japanese (ja)
Other versions
JPS50120233A (enrdf_load_stackoverflow
Inventor
弥津孔二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP49025394A priority Critical patent/JPS5812608B2/ja
Publication of JPS50120233A publication Critical patent/JPS50120233A/ja
Publication of JPS5812608B2 publication Critical patent/JPS5812608B2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP49025394A 1974-03-05 1974-03-05 デンシケイサンキシステム Expired JPS5812608B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP49025394A JPS5812608B2 (ja) 1974-03-05 1974-03-05 デンシケイサンキシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP49025394A JPS5812608B2 (ja) 1974-03-05 1974-03-05 デンシケイサンキシステム

Publications (2)

Publication Number Publication Date
JPS50120233A JPS50120233A (enrdf_load_stackoverflow) 1975-09-20
JPS5812608B2 true JPS5812608B2 (ja) 1983-03-09

Family

ID=12164660

Family Applications (1)

Application Number Title Priority Date Filing Date
JP49025394A Expired JPS5812608B2 (ja) 1974-03-05 1974-03-05 デンシケイサンキシステム

Country Status (1)

Country Link
JP (1) JPS5812608B2 (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3771137A (en) * 1971-09-10 1973-11-06 Ibm Memory control in a multipurpose system utilizing a broadcast
JPS529338B2 (enrdf_load_stackoverflow) * 1972-05-17 1977-03-15

Also Published As

Publication number Publication date
JPS50120233A (enrdf_load_stackoverflow) 1975-09-20

Similar Documents

Publication Publication Date Title
US11741012B2 (en) Stacked memory device system interconnect directory-based cache coherence methodology
US6463529B1 (en) Processor based system with system wide reset and partial system reset capabilities
EP3140749B1 (en) In-memory lightweight coherency
US5737604A (en) Method and apparatus for independently resetting processors and cache controllers in multiple processor systems
US5524235A (en) System for arbitrating access to memory with dynamic priority assignment
Carvalho The gap between processor and memory speeds
US10866921B2 (en) Apparatuses and methods for an operating system cache in a solid state device
JP7242170B2 (ja) メモリープールを有するコンピューティングシステムのためのメモリー分割
US5870602A (en) Multi-processor system with system wide reset and partial system reset capabilities
EP0523764A2 (en) Computer system having direct bus attachment between processor and dynamic main memory, and having in-processor DMA control with respect to a plurality of data exchange means also connected to said bus, and central processor for use in such computer system
US20030046495A1 (en) Streamlined cache coherency protocol system and method for a multiple processor single chip device
US8108596B2 (en) Memory controller address mapping scheme
CN105573959B (zh) 一种计算存储一体的分布式计算机
JP2584755B2 (ja) 大容量メモリおよび該大容量メモリを具備するマルチプロセツサシステム
US7996592B2 (en) Cross bar multipath resource controller system and method
CN1201233C (zh) 带有可编程存储体选择的具有不同数据缓冲区容量的多层存储体
CN117120990A (zh) 用于转移分层存储器管理的方法和装置
US20240264957A1 (en) Storage-integrated memory expander, computing system based compute express link, and operating method thereof
JPH07120312B2 (ja) バッファメモリ制御装置
US5765195A (en) Method for distributing interprocessor interrupt requests via cache memory coherency mechanisms
US5161219A (en) Computer system with input/output cache
JP2003281079A5 (enrdf_load_stackoverflow)
JP2000501539A (ja) アドレス競合検出を持つ多重ポート・キャッシュメモリ
CN113791822B (zh) 多内存通道的内存存取装置、方法和数据处理设备
Chen et al. MIMS: Towards a message interface based memory system