JPS58114849A - Grinder - Google Patents

Grinder

Info

Publication number
JPS58114849A
JPS58114849A JP21124081A JP21124081A JPS58114849A JP S58114849 A JPS58114849 A JP S58114849A JP 21124081 A JP21124081 A JP 21124081A JP 21124081 A JP21124081 A JP 21124081A JP S58114849 A JPS58114849 A JP S58114849A
Authority
JP
Japan
Prior art keywords
wafer
polishing
grinding
grinding disc
center
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21124081A
Other languages
Japanese (ja)
Inventor
Shigeo Kodama
児玉 茂夫
Masaru Ihara
賢 井原
Yoshihiro Arimoto
由弘 有本
Masayuki Chifuku
地福 正幸
Takaaki Kimura
記村 隆章
Hideki Yamawaki
秀樹 山脇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP21124081A priority Critical patent/JPS58114849A/en
Publication of JPS58114849A publication Critical patent/JPS58114849A/en
Pending legal-status Critical Current

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B24GRINDING; POLISHING
    • B24BMACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B9/00Machines or devices designed for grinding edges or bevels on work or for removing burrs; Accessories therefor
    • B24B9/02Machines or devices designed for grinding edges or bevels on work or for removing burrs; Accessories therefor characterised by a special design with respect to properties of materials specific to articles to be ground
    • B24B9/06Machines or devices designed for grinding edges or bevels on work or for removing burrs; Accessories therefor characterised by a special design with respect to properties of materials specific to articles to be ground of non-metallic inorganic material, e.g. stone, ceramics, porcelain
    • B24B9/065Machines or devices designed for grinding edges or bevels on work or for removing burrs; Accessories therefor characterised by a special design with respect to properties of materials specific to articles to be ground of non-metallic inorganic material, e.g. stone, ceramics, porcelain of thin, brittle parts, e.g. semiconductors, wafers

Abstract

PURPOSE:To reduce the infection of a warp at the time of grinding of the surface of a semiconductor wafer, by grinding only a circumferential part of the wafer by a grinding disc having a smaller concave part than the wafer, in a grinder preventing the infection of the warp of the wafer at the time of grinding of the semiconductor wafer. CONSTITUTION:A cylindrical cave 7 which is concentric with a grinding disc 6 whose diameter is smaller than that of a wafer by approximately 2mm. is provided at the center of a circular grinding disc 6 made of either iron or glass. The wafer 10 is secured at the center of a circular supporting plate 8 by a vacuum chuck. When the wafer 10 is lowered vertically to the center of the cylindrical cave 7 of the rotating grinding disc 6 for touching, a circumferential part of the backside of the wafer 10 is brought into contact with the grinding disc 6 and only the circumferential part of the backside of the wafer 10 is ground.

Description

【発明の詳細な説明】 (1)  発明の技術分野 本発明は研ll装置に係り、特に反りを有するウェハの
裏面に於いて、研署精Kを向上し、歩W破りを高める為
の研HI装置に関する。
DETAILED DESCRIPTION OF THE INVENTION (1) Technical Field of the Invention The present invention relates to a polishing apparatus, and particularly to a polishing apparatus for improving the polishing precision K and increasing the breakage of the wafer on the back surface of a wafer having a warp. Regarding HI equipment.

憧) 従来技術と問題点 纏め込みICG I (gp1caxi*1ally 
Gr*vnhInaul昌t・ri*a或いはセミウェ
ル構造を有するクエへを作製する場合、ウェハに設けた
ウェルに気相エピタキシャル成長した後、デバイスプロ
セスの前にクエへ表面の余分ttm長層を隊去して平担
化するニーが必賛である。
ICG I (gp1caxi*1ally) Summary of conventional technology and problems
When producing a groove having a Gr*vnhlnaulchange*ri*a or semi-well structure, after vapor phase epitaxial growth is performed on the well provided on the wafer, the excess ttm long layer on the surface of the groove is removed before the device process. The knee that flattens out is a must-see.

しかし、ウェハは成長時の熱atmによって凸状、凹状
或いは縁績に反るので、この反りを補正し歩留まりを高
めるために高い圧力をかけて余分な成長層を研贋するか
或いは僧看剤等を用いて定盤に加熱圧雪して固定し、研
磨する方法がとられている。
However, the wafers are warped in convex, concave, or curved shapes due to the heat generated by the ATM during growth, so in order to correct this warpage and increase yield, high pressure is applied to polish away the excess growth layer, or the excess growth layer is polished off. The method used is to heat and press snow onto a surface plate, fix it, and then polish it.

しかしながら、ハロゲン化@を厳科としたエピタキシャ
ル成長では、ウェハの100〜200μmm辺部が異′
N成長し、ウェハの断ml形状は*1図のようになる。
However, in epitaxial growth with strict halogenation, the 100 to 200 μmm edges of the wafer are
N grows, and the cross-sectional shape of the wafer becomes as shown in Figure *1.

*ij周辺にこのような突起が発生すると圧力をかけた
と番に周辺部の欠は或いは割れを引き起こすとい5B題
があり、これを防ぐために従来、ウェハ裏面を研磨して
突起を鰺去する方法がとられている。しかし、従来の研
1)!i−では研−盤が平板状をしているので、裏面を
研磨する際、次のような間一点が生じる。謳j!図は、
凸状に反ったウェハに於ける従来の一着工一を追ったウ
ェハ断面図である。mg図(a)は、ウェルが設けられ
たウェハにハロゲン1乙密でエピタキシャル成義層を形
kf4することによっテウエハが凸状に反った伏線を示
している。
*If such protrusions occur around the wafer, applying pressure will cause chips or cracks in the periphery, which is the 5B problem.To prevent this, the conventional method is to polish the backside of the wafer to remove the protrusions. is taken. However, conventional research 1)! In the case of i-, the grinding machine is in the form of a flat plate, so when polishing the back surface, the following gap occurs. Song! The diagram is
FIG. 3 is a cross-sectional view of a wafer showing a conventional process for a convexly warped wafer. Figure (a) shows the foreshadowing of the wafer warped into a convex shape by forming an epitaxially formed layer with a high density of halogen on a wafer provided with a well.

このと番、ウニへ11&向周辺部には突起が発生する。At this point, protrusions appear around the periphery of the sea urchin.

118図(b)は、従来の研m麺瀘でクエへ農−を研磨
した時の状態を示しており、クエAjiJmm6m鵬は
ど研磨され、突起のない部分まで研磨されたことになる
。しかも、研III専れる@−はクエへの反りの大きさ
に彰響番れて変化する。爾g図(・)は、圧力をかけて
ウェハを一定したと番の伏−を示しており、ウェハの周
辺−はl[面研−によって膳んでいる。1M2図(d)
は、ウェハに形成された余分な成長層の研りl終了時の
状1glを示しており、裏−研磨で研磨さnた領域の表
面はまだ研磨水fで、エピタキシャル成長時での反りが
その家家反映され工いる。
Figure 118 (b) shows the condition when the conventional grinder was used to polish the surface of the surface of the surface of the surface of the surface of the surface of the surface. Moreover, Ken III's @- changes depending on the amount of warp to the cube. The figure (·) shows the surface of the wafer being fixed by applying pressure, and the periphery of the wafer is prepared by surface grinding. 1M2 diagram (d)
1gl shows the state of the excess growth layer formed on the wafer at the end of polishing, and the surface of the area polished by back-polishing is still covered with polishing water, and the warpage during epitaxial growth is the result. The family is reflected in the work.

また、第8図(&)乃至(d)は、凹状に反ったウェハ
に於ける従来の研磨工程を追ったウェハ断面図である。
Further, FIGS. 8(&) to (d) are cross-sectional views of a wafer following a conventional polishing process for a wafer warped in a concave shape.

この場合には、ウェハ裏面の@mtこよっC9エバ:5
Lii周辺邸の突起が鎮去されないこともあり、且つ余
分な成長層の研磨終Idkでも、ウェハ中央に研磨水1
4分が残菌するという間噛がある。
In this case, @mtkoyo C9 Eva on the back side of the wafer: 5
The protrusions around the wafer may not be removed, and even after polishing the excess growth layer, 1 drop of polishing water is applied to the center of the wafer.
There is a difference between 4 minutes and bacteria remaining.

この嫌に、従来の研lIi鏝−では、裏面研磨を行った
後でも、ウェハ表面研磨の精度及び再現性にウェハの反
りが太番く影春している、他のウェハIk111周辺部
の突起を除去する方法として、面取りai4jk用いる
方法もあるが、ウェハの欠は及び欠陥の導入等の欠点が
ある。
In addition, with the conventional polishing iron, even after backside polishing, the wafer warpage greatly affects the accuracy and reproducibility of the wafer surface polishing, and the protrusions around the Ik111 of other wafers. There is also a method of using chamfering AI4JK as a method for removing the wafer, but it has drawbacks such as chipping of the wafer and introduction of defects.

また、エッチノブで行う方法もあるが、マスク材の塗布
や―去の工程が必要となり、且つエッチノブさtLfこ
面が荒れる欠ぷがある。
There is also a method using an etch knob, but this requires a process of applying and removing the mask material, and has the disadvantage that the surface of the etch knob becomes rough.

(8)  発明の目的 本発明の目的は、ウェハ設−の研l11114度と素子
ν留まりの向上を得るために必要なつ工1、 彎 ハ貞dii周辺部の研−に好点な研磨装置を傭供するに
ある。
(8) Purpose of the Invention The purpose of the present invention is to provide a polishing device which is advantageous for polishing the periphery of the wafer, which is necessary to improve the polishing of the wafer and the retention of the element. It is to be lent.

(4)発明の構成 本発明は研l11盤を言む研lI装置に於いて、研磨盤
に妓研−物の大赤さより小さいl!l!1部を設け、前
記被研M物を前記研磨盤に増−させて前記被研lll物
の周辺部のみを研磨するようにしたものである。
(4) Structure of the Invention The present invention provides a polishing device that has a polishing disk with a diameter smaller than that of a polishing disk. l! One part is provided, and the object to be polished is added to the polishing disk so that only the peripheral part of the object to be polished is polished.

(5)  発明の実施例 以ド、本発明の一実施例を用いて本発明を説明する・本
実施例では、埋め込みEGI構造を有する素子の作製方
法を挙げることにする。第4図は、その素子の製造工程
の一部を示したウェハ断面図である。
(5) Example of the Invention The present invention will now be explained using an example of the invention. In this example, a method for manufacturing an element having a buried EGI structure will be described. FIG. 4 is a cross-sectional view of a wafer showing a part of the manufacturing process of the device.

1万位(100Jを土面とする円形状シリコノ(Si)
ウェハlに水酸化カリウム(KOH)液を用いて異方性
エッチツクを行って深さdo1μmのウェル2を形成す
る(第4図(a))。
10,000th place (circular silicone (Si) with soil surface of 100J)
Anisotropic etching is performed on the wafer 1 using a potassium hydroxide (KOH) solution to form a well 2 having a depth of 1 μm (FIG. 4(a)).

次に、ウェル2に一電体であるマグネシアスピネルを気
4月エビタキンヤル或鰻して、−厚1μmの単結晶マグ
ネシアスピネル/111gを形成し、更に三項化J(p
cla)ftドープ材料とし、四塩化珪素(8iC1)
を原料ガスとしてj−厚lOμmの一不純@表反n+形
siJm4、次いで層425μIの低不純物調度n−形
81着51−次気相エビタキンヤルbJc級する(第4
図(b))。このとさ、マグネシアスピネル鳩8とSi
鳩4及び5はウェル2以外の基板1上にもIA長し、且
つ成鰻鳩備を1とするように反り、その反りの大きさは
f180μmであった。また ウェハ鳩辺鄭にはit図
のよ5な^さ40〜50μmの倒起か成鰻した。
Next, in well 2, magnesia spinel, which is a monocrystalline material, is heated to form a 1 μm thick single crystal magnesia spinel/111g, and further trinomialized J(p
cla)ft doped material, silicon tetrachloride (8iC1)
As a raw material gas, a layer of 425μI of low impurity n+ type siJm4 with a thickness of lOμm is prepared, and then a layer of 425μI of low impurity n-type 81 51-th gas phase
Figure (b)). This nest, magnesia spinel pigeon 8 and Si
Pigeons 4 and 5 had an IA length on the substrate 1 other than the well 2, and were warped so that the adult eel pigeon was 1, and the size of the warp was f180 μm. Also, on the wafer Hatobe-cho, there was an inverted eel with a diameter of 40 to 50 μm as shown in the IT diagram.

−w&b図は、本発明の一実施例に於けるウェハ裏面の
突起を一部するmQ)輯M装置の観−斜視図(畠)及び
断面図(bJである。妖(F e )臘いはカラスから
惑゛る円形状の研#察6の中心にはウェハの直径より2
m+n4%小さい研−躯6と同心を有する日同杉のツ酬
7が設けられている。また、ステンレス寺から成る日影
のウェハ支持板Btn申心iこは、前記支持板8が上ト
遷励でさるように文持忰よたはバイブ9が支持板に対し
て皇mlに収り付−ブられている。
- The w&b diagrams are a perspective view (b) and a cross-sectional view (bJ) of the mQ) bending device showing a part of the protrusion on the back side of the wafer in an embodiment of the present invention. The center of the circular probe 6, which confuses the crow, is 2 times larger than the diameter of the wafer.
A base 7 made of Japanese cedar and concentric with a base 6 that is 4% smaller than m+n is provided. In addition, the wafer support plate Btn Shenshin I of the sun, which is made of stainless steel, is such that the support plate 8 is moved upward, so that the support plate 8 or the vibrator 9 is fixed to the support plate. It is attached.

クエハ表rkA辺部の研磨は、この研−装置を用いて次
のように行われる。ウェハIQ(7)表面、却ち成長層
側の面とウェハ支持板8の面とをそれぞれの中心が菖な
るよう接触し、真空チャック等で固定した倣、約bor
、Pmで1i111転している研磨盤6の日向形の空@
7の申ノυに支持板8に収り付けられた支持棒9を研磨
盤6に対し゛CC産直下ろすとウェハ10裏向の周辺部
と研M116とが接触してウエノ\lO裏面の周辺部の
みが研磨される7このときの研#*&上の研1M材料と
してはGc参2000を用いた。ウェーハを支持板8か
ら取りはずして氏浄し、更に表面研磨用の定盤に接着剤
で加熱圧着してウェハを平担にした僕、ウェル2以外の
裁板1上に形成されtコ不必要な11B、4.6をメカ
ノケミカル研磨によって析着する。研M軽了後、通常の
デバイスプロセスにより素子をウェルの甲に形成する。
Polishing of the rkA side portion of the wafer surface is performed using this polishing apparatus as follows. The surface of the wafer IQ (7), rather the surface on the growth layer side, and the surface of the wafer support plate 8 are brought into contact with each other so that the centers of each are convergent, and are fixed using a vacuum chuck, etc., for approximately bor.
, the sun-shaped sky of the polishing plate 6 that rotates 1i111 at Pm @
When the support rod 9 housed on the support plate 8 is lowered onto the polishing plate 6 at step 7, the periphery of the back side of the wafer 10 contacts the polishing M116, and the periphery of the back surface of the wafer 10 contacts. At this time, Gc reference 2000 was used as the polishing #* & upper polishing 1M material. I removed the wafer from the support plate 8, cleaned it, and then heated and pressed it onto a surface plate for surface polishing to flatten the wafer. 11B, 4.6 is deposited by mechanochemical polishing. After polishing is completed, an element is formed on the instep of the well using a normal device process.

本発明の一実施例によれば、ウェハの裏面を析着する際
、ウェハの反りの伏線にかかわらず、質層をdめだl〜
2川m用ウェハ周辺部のみ’rdkでき、他の製減がよ
っtコ<研磨されないという効果がある。このtこめ、
ウニ八表面の余分な成長層を研wt−rる除、研#精度
に対する反りの影暢を小さくでき、また再現性も良くな
る馬、歩留まりかI−上する。
According to an embodiment of the present invention, when depositing the back side of a wafer, the quality layer is
Only the periphery of the 2-way wafer can be polished, which has the effect that other parts of the manufacturing process are not polished. This t-kome,
By polishing the extra growth layer on the surface of the sea urchin, the effect of warping on the polishing accuracy can be reduced, and reproducibility can be improved, resulting in an increase in yield.

第68!!、Iは、本党明の他の実施例を示した研II
N盤のIITth]図で、第5図と相異する点は、研磨
盤に設けられた′Fまで架き抜けtコ円同形のツーが、
深さ約1mzの凹部になっている点である。この*−例
によれは、中央部からの左 研磨材の訛出〆防(ブる4、研11何の便用菖が生態で
済むという利点かある。
No. 68! ! , I is the research II showing other examples of the main party.
The difference between this figure and Fig. 5 is that the t-circular two that extends up to 'F' provided on the polishing disk is
This point is a concave portion with a depth of about 1 mz. This example has the advantage that it prevents the left abrasive material from coming out from the center (Buru 4, Ken 11).

尚、ts5図で説明した実施例では@腑盤が回転するよ
うになっているが、研I11盤を固定してウェハを回転
するようにしてもよい。
Incidentally, in the embodiment explained in FIG. ts5, the @shaft plate rotates, but the grinding plate I11 may be fixed and the wafer rotated.

また、本実施例では、円形の報を研着するのには趨して
いるか、四角杉、六角形等の形状の物については必ずし
もfkf廟ではない。しかし、仮研w1物と研磨盤との
相対遜鋤を一転運−ではなく、#*、左右への摺動運動
あるいは振動とすればよい、すなc)ら、本発明は任暮
の形状の被研騎物に対して遊心できる。
Further, in this embodiment, it is common to grind circular pieces, but it is not necessarily necessary to grind objects with shapes such as square cedar or hexagons. However, the relative plowing between the temporary polishing w1 object and the polishing machine may be done by #*, left and right sliding motion or vibration instead of a single rotation. You can play around with the object being polished.

(6)  発明の効果 本発明によれば、被研#物の周囲の一部の値域のみをそ
の反りに関係なく研Hすることができるので、再現性や
歩留まりを1<上させることができる。
(6) Effects of the Invention According to the present invention, it is possible to polish only a partial range around the object to be polished, regardless of its warpage, so that reproducibility and yield can be increased by 1. .

【図面の簡単な説明】[Brief explanation of the drawing]

m1図は気相エピタキシャル成長後のウェハ断面図、論
2tA及び第8図は反りをHするウェハに於ける従来の
研着工程に旧っrこウェハ断面図、第4図は坤め込みN
GI構造Jk有する素子のl1ll造工程の一部を示し
たウェハ断面図。#15図(a)及び(b)は本発明の
一実施例に於ける研J11装置の斜視図及び断面図、第
6図は本発明の他の実−例に於ける研磨盤の断面図であ
る。 6 研−盤 7 更 調 8 ウェハ支持板 10 ウエハ 第 1  図 率 Z 図         第 3 口(j)   
          (ctl第 4 図 (α) ・5 (b) 躬 5 (a) 図 第  乙   ド1 「
Figure m1 is a cross-sectional view of the wafer after vapor phase epitaxial growth, Figure 2tA and Figure 8 are cross-sectional views of the wafer used in the conventional polishing process for wafers to reduce warpage, and Figure 4 is the cross-sectional view of the wafer after the wafer has been grown.
FIG. 3 is a cross-sectional view of a wafer showing a part of the l1ll fabrication process of an element having a GI structure Jk. #15 Figures (a) and (b) are a perspective view and a cross-sectional view of the polishing J11 apparatus in one embodiment of the present invention, and Figure 6 is a cross-sectional view of a polishing disk in another embodiment of the present invention. It is. 6 Grinding machine 7 Adjustment 8 Wafer support plate 10 Wafer No. 1 drawing ratio Z drawing No. 3 opening (j)
(ctl Figure 4 (α) ・5 (b) 5 (a) Figure 4 (α) ・5 (b)

Claims (1)

【特許請求の範囲】[Claims] 研H盤を含む研#装置番こ於いて、前記研#盤に11研
m物の大きさより小さい凹部を設け、前記値研**を前
記研HI盤と接触させて1紀被研#物の周辺部を研磨す
ることを特徴とする研磨装置。
In a grinding device including a grinding H disk, a concave portion smaller than the size of the 11th object to be ground is provided in the grinding disk, and the value grinder ** is brought into contact with the grinding HI disk to remove the 1st object to be ground. A polishing device characterized by polishing the peripheral part of the.
JP21124081A 1981-12-28 1981-12-28 Grinder Pending JPS58114849A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21124081A JPS58114849A (en) 1981-12-28 1981-12-28 Grinder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21124081A JPS58114849A (en) 1981-12-28 1981-12-28 Grinder

Publications (1)

Publication Number Publication Date
JPS58114849A true JPS58114849A (en) 1983-07-08

Family

ID=16602601

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21124081A Pending JPS58114849A (en) 1981-12-28 1981-12-28 Grinder

Country Status (1)

Country Link
JP (1) JPS58114849A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5096854A (en) * 1988-06-28 1992-03-17 Japan Silicon Co., Ltd. Method for polishing a silicon wafer using a ceramic polishing surface having a maximum surface roughness less than 0.02 microns

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5096854A (en) * 1988-06-28 1992-03-17 Japan Silicon Co., Ltd. Method for polishing a silicon wafer using a ceramic polishing surface having a maximum surface roughness less than 0.02 microns

Similar Documents

Publication Publication Date Title
US7535082B2 (en) Nitride semiconductor wafer and method of processing nitride semiconductor wafer
JP3169120B2 (en) Method for manufacturing semiconductor mirror-surface wafer
JP4192482B2 (en) Silicon wafer manufacturing method
US5834812A (en) Edge stripped BESOI wafer
KR970009861B1 (en) Method of manufacturing a semiconductor wafer
US6352927B2 (en) Semiconductor wafer and method for fabrication thereof
US5389579A (en) Method for single sided polishing of a semiconductor wafer
JPS54110783A (en) Semiconductor substrate and its manufacture
JPH01312828A (en) Manufacture of semiconductor
US4254590A (en) Method for the production of a disk-shaped silicon semiconductor component with negative beveling
JP3328193B2 (en) Method for manufacturing semiconductor wafer
JPH08316180A (en) Fabrication method of semiconductor wafer
JP3904943B2 (en) Sapphire wafer processing method and electronic device manufacturing method
US6004860A (en) SOI substrate and a method for fabricating the same
JPS58114849A (en) Grinder
JP2636383B2 (en) Wafer processing method
JPH0855825A (en) Formation of silicon wafer
JP2000077372A (en) Manufacture of semiconductor wafer for vapor-phase growth
US7291055B2 (en) Wafer polishing method and apparatus
JPS61152358A (en) Grinding method for semiconductor wafer
JPH0513388A (en) Manufacture of semiconductor wafer
JPS6442823A (en) Flattening of semiconductor device surface
JP4239134B2 (en) Method for manufacturing dielectric isolation wafer for solar cell
JP2000211997A (en) Production of epitaxial wafer
JPH1131670A (en) Manufacture of semiconductor substrate