JPS5780837U - - Google Patents

Info

Publication number
JPS5780837U
JPS5780837U JP1980156207U JP15620780U JPS5780837U JP S5780837 U JPS5780837 U JP S5780837U JP 1980156207 U JP1980156207 U JP 1980156207U JP 15620780 U JP15620780 U JP 15620780U JP S5780837 U JPS5780837 U JP S5780837U
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1980156207U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1980156207U priority Critical patent/JPS5780837U/ja
Publication of JPS5780837U publication Critical patent/JPS5780837U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
JP1980156207U 1980-10-31 1980-10-31 Pending JPS5780837U (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1980156207U JPS5780837U (ko) 1980-10-31 1980-10-31

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1980156207U JPS5780837U (ko) 1980-10-31 1980-10-31

Publications (1)

Publication Number Publication Date
JPS5780837U true JPS5780837U (ko) 1982-05-19

Family

ID=29515378

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1980156207U Pending JPS5780837U (ko) 1980-10-31 1980-10-31

Country Status (1)

Country Link
JP (1) JPS5780837U (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58166755A (ja) * 1982-03-29 1983-10-01 Hitachi Ltd 回路アセンブリ

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5110365A (ja) * 1974-07-15 1976-01-27 Suwa Seikosha Kk Puremoorudoshikidenshikairo

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5110365A (ja) * 1974-07-15 1976-01-27 Suwa Seikosha Kk Puremoorudoshikidenshikairo

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58166755A (ja) * 1982-03-29 1983-10-01 Hitachi Ltd 回路アセンブリ

Similar Documents

Publication Publication Date Title
FR2474309B1 (ko)
FR2473056B1 (ko)
DE3153253A1 (ko)
FR2473337B1 (ko)
DE3152263T1 (ko)
FR2474694B1 (ko)
CH663130GA3 (ko)
FR2474624B1 (ko)
FR2474682B1 (ko)
FR2474036B1 (ko)
FR2474601B1 (ko)
FR2473201B3 (ko)
FR2473815B1 (ko)
FR2474065B1 (ko)
FR2473730B1 (ko)
FR2476144B1 (ko)
FR2473927B1 (ko)
FR2473595B1 (ko)
JPS5780836U (ko)
FR2473338B1 (ko)
FR2474216B1 (ko)
FR2474077B1 (ko)
FR2473094B3 (ko)
FR2476128B1 (ko)
JPS56104987U (ko)