JPS5775048A - Data transmission device - Google Patents

Data transmission device

Info

Publication number
JPS5775048A
JPS5775048A JP15115080A JP15115080A JPS5775048A JP S5775048 A JPS5775048 A JP S5775048A JP 15115080 A JP15115080 A JP 15115080A JP 15115080 A JP15115080 A JP 15115080A JP S5775048 A JPS5775048 A JP S5775048A
Authority
JP
Japan
Prior art keywords
interruption
data
flag
receiving
received
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15115080A
Other languages
Japanese (ja)
Inventor
Shogo Nasu
Yukio Kato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP15115080A priority Critical patent/JPS5775048A/en
Publication of JPS5775048A publication Critical patent/JPS5775048A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Computer And Data Communications (AREA)

Abstract

PURPOSE:To perform the backup processing of interruption data only in a master station, by not determining a destination of an interruption in a slave station and by giving a flag, which determines whether the interruption can be received or not, in the master station which receives it. CONSTITUTION:An input channel 11 of a CPU sets an interruption permitting flag in an address area corresponding to interruption data, which should be received, in an interruption permitting flag memory 15 when interruption data can be received, but the input channel 11 resets this flag when interruption data cannot be received. Meanwhile, when interruption data is inputted from a receiving line 81 to a transmission interface circuit 18, the circuit 18 sets a receiving flag in an address corresponding to interruption data in a receiving flag memory 16 and writes contents of received data in a receiving data memory 17. An interruption control circuit 14 scans the receiving flag memory 16 successively, and if the corresponding interruption permitting flag does not exist in the flag memory 15, the circuit 14 transfers receiving data of the receiving data memory 17 to another backup device from a transmission line 82 through the circuit 18.
JP15115080A 1980-10-28 1980-10-28 Data transmission device Pending JPS5775048A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15115080A JPS5775048A (en) 1980-10-28 1980-10-28 Data transmission device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15115080A JPS5775048A (en) 1980-10-28 1980-10-28 Data transmission device

Publications (1)

Publication Number Publication Date
JPS5775048A true JPS5775048A (en) 1982-05-11

Family

ID=15512449

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15115080A Pending JPS5775048A (en) 1980-10-28 1980-10-28 Data transmission device

Country Status (1)

Country Link
JP (1) JPS5775048A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5410601A (en) * 1977-06-27 1979-01-26 Hitachi Ltd Representative address control system for loop communication system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5410601A (en) * 1977-06-27 1979-01-26 Hitachi Ltd Representative address control system for loop communication system

Similar Documents

Publication Publication Date Title
SE8206640L (en) MULTI-TREATMENT SWITCH DEVICE
JPS5668859A (en) Communication system between computer systems
EP0141742A3 (en) Buffer system for input/output portion of digital data processing system
JPS57117027A (en) Signal sending and receiving circuit
KR850002914A (en) Message-Oriented Interrupt Devices for Multiprocessor Systems
JPS5476034A (en) Bus data transfer system
JPS56110125A (en) Data processing device
JPS5775048A (en) Data transmission device
JPS5578323A (en) Data transfer system
JPS57166759A (en) Controlling method for common input/output bus
JPS57197629A (en) Data transferring system
JPS56135261A (en) Interprocessor information transfer system
JPS57183154A (en) Multispeed transmission system
JPS56118133A (en) Direct memory access circuit
JPS575141A (en) Bus control system
JPS5643850A (en) Intermultiplexer communication control system
JPS5783839A (en) Control system for interruption request priority
JPS57105019A (en) Data transfer controlling system
JPS57139833A (en) Interruption controlling circuit
JPS52120731A (en) Refresh control circuit
JPS56153423A (en) Interdevice communication system
JPS5760436A (en) Data transfer control system
JPS57150017A (en) Direct memory access system
JPS57206949A (en) Data processing device
JPS57211645A (en) Microprogram address controlling circuit