JPS5756528Y2 - - Google Patents

Info

Publication number
JPS5756528Y2
JPS5756528Y2 JP1977051082U JP5108277U JPS5756528Y2 JP S5756528 Y2 JPS5756528 Y2 JP S5756528Y2 JP 1977051082 U JP1977051082 U JP 1977051082U JP 5108277 U JP5108277 U JP 5108277U JP S5756528 Y2 JPS5756528 Y2 JP S5756528Y2
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1977051082U
Other languages
Japanese (ja)
Other versions
JPS53145468U (en:Method
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1977051082U priority Critical patent/JPS5756528Y2/ja
Publication of JPS53145468U publication Critical patent/JPS53145468U/ja
Application granted granted Critical
Publication of JPS5756528Y2 publication Critical patent/JPS5756528Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
JP1977051082U 1977-04-19 1977-04-19 Expired JPS5756528Y2 (en:Method)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1977051082U JPS5756528Y2 (en:Method) 1977-04-19 1977-04-19

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1977051082U JPS5756528Y2 (en:Method) 1977-04-19 1977-04-19

Publications (2)

Publication Number Publication Date
JPS53145468U JPS53145468U (en:Method) 1978-11-16
JPS5756528Y2 true JPS5756528Y2 (en:Method) 1982-12-04

Family

ID=28939783

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1977051082U Expired JPS5756528Y2 (en:Method) 1977-04-19 1977-04-19

Country Status (1)

Country Link
JP (1) JPS5756528Y2 (en:Method)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57199228A (en) * 1981-06-02 1982-12-07 Toshiba Corp Wire bonding pad device
JPH06334100A (ja) * 1993-05-25 1994-12-02 Seiko Epson Corp 半導体装置及びそのリードフレーム

Also Published As

Publication number Publication date
JPS53145468U (en:Method) 1978-11-16

Similar Documents

Publication Publication Date Title
DE2857901A1 (en:Method)
FR2377452B1 (en:Method)
FR2377901B1 (en:Method)
FR2377493B1 (en:Method)
JPS5470056U (en:Method)
FR2378375B1 (en:Method)
FR2378561B1 (en:Method)
FR2338520B1 (en:Method)
FR2379137B1 (en:Method)
FR2376916B1 (en:Method)
JPS53145468U (en:Method)
FR2377398B3 (en:Method)
DE2739899C2 (en:Method)
FR2378820B2 (en:Method)
AR210643A1 (en:Method)
DK139708C (en:Method)
AU71461S (en:Method)
BG25826A1 (en:Method)
BG25845A1 (en:Method)
BG25839A1 (en:Method)
BG25860A1 (en:Method)
BG25827A2 (en:Method)
BG25823A1 (en:Method)
BG24331A1 (en:Method)
BG25837A1 (en:Method)