JPS57501607A - - Google Patents

Info

Publication number
JPS57501607A
JPS57501607A JP50347381A JP50347381A JPS57501607A JP S57501607 A JPS57501607 A JP S57501607A JP 50347381 A JP50347381 A JP 50347381A JP 50347381 A JP50347381 A JP 50347381A JP S57501607 A JPS57501607 A JP S57501607A
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP50347381A
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPS57501607A publication Critical patent/JPS57501607A/ja
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/007Digital input from or digital output to memories of the shift register type
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39Control of the bit-mapped memory
    • G09G5/393Arrangements for updating the contents of the bit-mapped memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • Image Processing (AREA)
  • Dram (AREA)
JP50347381A 1980-10-27 1981-10-23 Pending JPS57501607A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US20083180A 1980-10-27 1980-10-27

Publications (1)

Publication Number Publication Date
JPS57501607A true JPS57501607A (en) 1982-09-02

Family

ID=22743392

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50347381A Pending JPS57501607A (en) 1980-10-27 1981-10-23

Country Status (4)

Country Link
EP (1) EP0062670A1 (en)
JP (1) JPS57501607A (en)
CA (1) CA1169976A (en)
WO (1) WO1982001608A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1197273B (en) * 1986-09-25 1988-11-30 Telettra Lab Telefon SYSTEM AND DEVICES FOR INTERFACING ASYNCHRONOUS MACHINES BETWEEN THEM
GB2215098B (en) * 1988-02-13 1992-09-09 Allan Mcintosh Memory mapping device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3930238A (en) * 1974-04-25 1975-12-30 Raytheon Co Digital apparatus
GB1526232A (en) * 1975-10-08 1978-09-27 Texas Instruments Ltd Digital data storage systems
US4197590A (en) * 1976-01-19 1980-04-08 Nugraphics, Inc. Method for dynamically viewing image elements stored in a random access memory array
US4117473A (en) * 1977-01-25 1978-09-26 Phillips Petroleum Company Display system for displaying information in the form of a horizontally oriented curve on a raster type crt
US4276609A (en) * 1979-01-04 1981-06-30 Ncr Corporation CCD memory retrieval system
US4232376A (en) * 1979-03-15 1980-11-04 Rca Corporation Raster display refresh system
US4290105A (en) * 1979-04-02 1981-09-15 American Newspaper Publishers Association Method and apparatus for testing membership in a set through hash coding with allowable errors

Also Published As

Publication number Publication date
WO1982001608A1 (en) 1982-05-13
CA1169976A (en) 1984-06-26
EP0062670A1 (en) 1982-10-20

Similar Documents

Publication Publication Date Title
FR2474193B1 (en)
BR8108722A (en)
CH655452B (en)
DE3107826C2 (en)
CH629354GA3 (en)
DE3050632A1 (en)
FR2476066B1 (en)
DE3117743C2 (en)
FR2474589B1 (en)
CH655450B (en)
FR2474865B1 (en)
DE3034115C2 (en)
JPS5724985U (en)
FR2473456B3 (en)
FR2473170B1 (en)
FR2474102B1 (en)
FR2474668B1 (en)
FR2474704B1 (en)
FR2473455B1 (en)
FR2473645B3 (en)
DE3040877C2 (en)
JPS57501607A (en)
JPS5717757U (en)
FR2474695B1 (en)
FR2474970B1 (en)