JPS57204669A - Duplication switching control system - Google Patents

Duplication switching control system

Info

Publication number
JPS57204669A
JPS57204669A JP8927981A JP8927981A JPS57204669A JP S57204669 A JPS57204669 A JP S57204669A JP 8927981 A JP8927981 A JP 8927981A JP 8927981 A JP8927981 A JP 8927981A JP S57204669 A JPS57204669 A JP S57204669A
Authority
JP
Japan
Prior art keywords
ccu0
circuit control
ccu1
ciu
flop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8927981A
Other languages
Japanese (ja)
Other versions
JPH0381342B2 (en
Inventor
Hideo Hirahara
Kazunori Hata
Kentaro Yamaoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP8927981A priority Critical patent/JPS57204669A/en
Publication of JPS57204669A publication Critical patent/JPS57204669A/en
Publication of JPH0381342B2 publication Critical patent/JPH0381342B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/22—Arrangements for supervision, monitoring or testing
    • H04M3/24—Arrangements for supervision, monitoring or testing with provision for checking the normal operation
    • H04M3/241—Arrangements for supervision, monitoring or testing with provision for checking the normal operation for stored program controlled exchanges

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Monitoring And Testing Of Exchanges (AREA)

Abstract

PURPOSE:To prevent malfunction of a route flip-flop even when an error occurs due to accidental factor by repeating continuously a special fixed pattern in signals that control duplication switching. CONSTITUTION:CCU0 and CCU2 are duplicated circuit control devices and CIU is an interface device of many circuits. Circuit control devices CCU0, CCU1 contain all circuits and the interface device CIU contains a specified number of circuits. S route flip-flop that selects circuit control device CCU0 or CCU1 is provided in each circuit interface CIU. The route for one of control device is established by decoding special signals of fixed pattern sent continuously from circuit control device CCU0, CCU1, and setting or resetting the route flip-flop.
JP8927981A 1981-06-10 1981-06-10 Duplication switching control system Granted JPS57204669A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8927981A JPS57204669A (en) 1981-06-10 1981-06-10 Duplication switching control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8927981A JPS57204669A (en) 1981-06-10 1981-06-10 Duplication switching control system

Publications (2)

Publication Number Publication Date
JPS57204669A true JPS57204669A (en) 1982-12-15
JPH0381342B2 JPH0381342B2 (en) 1991-12-27

Family

ID=13966274

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8927981A Granted JPS57204669A (en) 1981-06-10 1981-06-10 Duplication switching control system

Country Status (1)

Country Link
JP (1) JPS57204669A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4998505A (en) * 1973-01-22 1974-09-18
JPS53135210A (en) * 1977-04-30 1978-11-25 Nec Corp Data-channel switching system of asynchronous processing system
JPS5643895A (en) * 1979-09-17 1981-04-22 Nec Corp Signal selection system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4998505A (en) * 1973-01-22 1974-09-18
JPS53135210A (en) * 1977-04-30 1978-11-25 Nec Corp Data-channel switching system of asynchronous processing system
JPS5643895A (en) * 1979-09-17 1981-04-22 Nec Corp Signal selection system

Also Published As

Publication number Publication date
JPH0381342B2 (en) 1991-12-27

Similar Documents

Publication Publication Date Title
JPS5329767A (en) Control circuit
GB1552089A (en) Circuit arrangement for preventing acoustic feedback in network communication systems
JPS57204669A (en) Duplication switching control system
JPS5322209A (en) Simplex ground devi ce for automatic train control
JPS5368046A (en) Loop-type data highway system
DE3484542D1 (en) FAULT ALIGNMENT CONTROL SYSTEM AND CIRCUITS.
JPS5720848A (en) Automatic switching device for double system device
JPS53132935A (en) Circuit control system
JPS5380929A (en) Memory unit
JPS56144656A (en) Frame pattern collation system
JPS5371343A (en) Cooking equipment
JPS5376602A (en) Circuit switching system
JPS57105062A (en) Dynamic path selecting mechanism
JPS5348431A (en) Connection system of in-use and standby circuit
JPS5435341A (en) Digital control system
JPS57108911A (en) Clock signal control system
JPS52116098A (en) Voltage supply device for anti-and exhaust smok interlocking adjustmen t device
JPS5611525A (en) Discrimination system for electric circuit
JPS52112203A (en) Communication circuit control unit
JPS52130250A (en) Plural number of channels control system
JPS5354941A (en) Distribution terminal system
JPS56132844A (en) Communication controlling device
JPS5347240A (en) Control system for intermediate buffer
JPS6455934A (en) Interface switching system and circuit
JPS56152390A (en) Trunk control interface circuit