JPS5718779Y2 - - Google Patents

Info

Publication number
JPS5718779Y2
JPS5718779Y2 JP1977007542U JP754277U JPS5718779Y2 JP S5718779 Y2 JPS5718779 Y2 JP S5718779Y2 JP 1977007542 U JP1977007542 U JP 1977007542U JP 754277 U JP754277 U JP 754277U JP S5718779 Y2 JPS5718779 Y2 JP S5718779Y2
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1977007542U
Other languages
Japanese (ja)
Other versions
JPS53103163U (en:Method
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1977007542U priority Critical patent/JPS5718779Y2/ja
Publication of JPS53103163U publication Critical patent/JPS53103163U/ja
Application granted granted Critical
Publication of JPS5718779Y2 publication Critical patent/JPS5718779Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Multi-Conductor Connections (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
JP1977007542U 1977-01-25 1977-01-25 Expired JPS5718779Y2 (en:Method)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1977007542U JPS5718779Y2 (en:Method) 1977-01-25 1977-01-25

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1977007542U JPS5718779Y2 (en:Method) 1977-01-25 1977-01-25

Publications (2)

Publication Number Publication Date
JPS53103163U JPS53103163U (en:Method) 1978-08-19
JPS5718779Y2 true JPS5718779Y2 (en:Method) 1982-04-20

Family

ID=28694141

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1977007542U Expired JPS5718779Y2 (en:Method) 1977-01-25 1977-01-25

Country Status (1)

Country Link
JP (1) JPS5718779Y2 (en:Method)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5764996A (en) * 1980-10-07 1982-04-20 Mitsubishi Electric Corp Method of assembling hybrid integrated circuit device

Also Published As

Publication number Publication date
JPS53103163U (en:Method) 1978-08-19

Similar Documents

Publication Publication Date Title
DE2710705C3 (en:Method)
FR2378625B1 (en:Method)
FR2377654B1 (en:Method)
AU3353778A (en:Method)
FR2348373B1 (en:Method)
JPS53112769U (en:Method)
FR2376764B1 (en:Method)
JPS53103163U (en:Method)
FR2377040B1 (en:Method)
AU495917B2 (en:Method)
DK140391C (en:Method)
DK138925C (en:Method)
AU71461S (en:Method)
BG25852A1 (en:Method)
BG23438A1 (en:Method)
BG25855A1 (en:Method)
BG25844A1 (en:Method)
BE871419A (en:Method)
CH606881A5 (en:Method)
BG25851A1 (en:Method)
BG25834A1 (en:Method)
BE870787A (en:Method)
BG25841A1 (en:Method)
BG25812A1 (en:Method)
BG25824A1 (en:Method)