JPS57171850A - Optical communication system for vehicle - Google Patents
Optical communication system for vehicleInfo
- Publication number
- JPS57171850A JPS57171850A JP56056629A JP5662981A JPS57171850A JP S57171850 A JPS57171850 A JP S57171850A JP 56056629 A JP56056629 A JP 56056629A JP 5662981 A JP5662981 A JP 5662981A JP S57171850 A JPS57171850 A JP S57171850A
- Authority
- JP
- Japan
- Prior art keywords
- level
- pulse
- output
- surge
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/125—Discriminating pulses
- H03K5/1252—Suppression or limitation of noise or interference
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Selective Calling Equipment (AREA)
- Optical Communication System (AREA)
Abstract
PURPOSE:To prevent malfunctions of the system caused by surge pulses, by maintaining an H-level output for a fixed time from the rise of the clock pulse. CONSTITUTION:A surge pulse PN1 mixed under an H-level condition of a clock pulse alpha acts to switch the charging of a condenser C1 to the discharging, but, since the time is short, the voltage at a connecting point (b) is higher than a threshold voltage Vth and, because the feedback input of an OR gate 8 is maintained at an H level, the surge pulse PN1 does not appear in an output (c). When a surge pulse PN3 is mixed during a quiescent period in which the output of the OR gate 8 is fallen to an L level, a noise, in which the surge pulse PN3 is clipped to the output of the OR gate 8 at the H level, is generated, and the output of an OR gate 3 is brought up to the H level through the condenser C1 and a resistance R3. However, since the rise by the surge pulse PN3 is connected to the next clock pulse, influences by the surge pulse can be ignored practically.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56056629A JPS57171850A (en) | 1981-04-15 | 1981-04-15 | Optical communication system for vehicle |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56056629A JPS57171850A (en) | 1981-04-15 | 1981-04-15 | Optical communication system for vehicle |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57171850A true JPS57171850A (en) | 1982-10-22 |
Family
ID=13032591
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56056629A Pending JPS57171850A (en) | 1981-04-15 | 1981-04-15 | Optical communication system for vehicle |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57171850A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59186451A (en) * | 1983-04-08 | 1984-10-23 | Fujitsu Ltd | Data transmission system |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5232212B1 (en) * | 1971-03-01 | 1977-08-19 |
-
1981
- 1981-04-15 JP JP56056629A patent/JPS57171850A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5232212B1 (en) * | 1971-03-01 | 1977-08-19 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59186451A (en) * | 1983-04-08 | 1984-10-23 | Fujitsu Ltd | Data transmission system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0082567A3 (en) | Ttl to cmos input buffer | |
JPS5745623A (en) | Bidirectional input and output circuit | |
JPS57106227A (en) | Buffer circuit | |
CA2024638A1 (en) | Cmos driver circuit | |
GB1030479A (en) | A detector of pulses exceeding a predetermined length | |
DE68924322T2 (en) | Circuit for electromagnetic rotation sensor. | |
EP0644655A4 (en) | On-delay circuit. | |
JPS57171850A (en) | Optical communication system for vehicle | |
JPS5596728A (en) | Load driving circuit | |
JPS6439814A (en) | Bus bar transmission circuit | |
JPS57183125A (en) | Initializing circuit | |
JPS64817A (en) | Logic circuit | |
JPS6453611A (en) | Driver circuit | |
JPS5791029A (en) | Power-on reset circuit | |
JPS57166734A (en) | Electronic circuit | |
SU1309261A1 (en) | Generator of pulses with programmable pulse period-to-pulse duration ratio | |
JPS57115017A (en) | Oscillation circuit | |
JPS54134545A (en) | Pulse generator circuit | |
JPS6434016A (en) | Output driver circuit | |
JPS57162834A (en) | Pulse generating circuit | |
JPS5571319A (en) | Comparator circuit system | |
JPS56131232A (en) | Logical interface circuit | |
SU1368955A1 (en) | Synchronized pulse shaper | |
EP0762649A3 (en) | A pulse detection circuit | |
SU507923A1 (en) | Logic Level Converter |