JPS57168362A - Data transferring system of file system input/output device - Google Patents

Data transferring system of file system input/output device

Info

Publication number
JPS57168362A
JPS57168362A JP5317381A JP5317381A JPS57168362A JP S57168362 A JPS57168362 A JP S57168362A JP 5317381 A JP5317381 A JP 5317381A JP 5317381 A JP5317381 A JP 5317381A JP S57168362 A JPS57168362 A JP S57168362A
Authority
JP
Japan
Prior art keywords
data
output device
case
data transferring
file system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5317381A
Other languages
Japanese (ja)
Inventor
Chihiro Tsuchiya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP5317381A priority Critical patent/JPS57168362A/en
Publication of JPS57168362A publication Critical patent/JPS57168362A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

PURPOSE:To reduce the processing time to a minimum, by transferring data in case when a head is positioned in a designated area, and finishing the data transfer by one rotation even in the worst case. CONSTITUTION:In case when a position where a lead gate has been opened at first is in a designated area, data is transferred without having the head sector, and as for a sector which has been omitted, the transfer is executed afterwards. According to this constitution, data can be transferred by one rotation in any case, and the rotation time can be reduced remarkably.
JP5317381A 1981-04-10 1981-04-10 Data transferring system of file system input/output device Pending JPS57168362A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5317381A JPS57168362A (en) 1981-04-10 1981-04-10 Data transferring system of file system input/output device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5317381A JPS57168362A (en) 1981-04-10 1981-04-10 Data transferring system of file system input/output device

Publications (1)

Publication Number Publication Date
JPS57168362A true JPS57168362A (en) 1982-10-16

Family

ID=12935462

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5317381A Pending JPS57168362A (en) 1981-04-10 1981-04-10 Data transferring system of file system input/output device

Country Status (1)

Country Link
JP (1) JPS57168362A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS499568A (en) * 1972-04-06 1974-01-28
JPS5264837A (en) * 1975-11-25 1977-05-28 Nippon Telegr & Teleph Corp <Ntt> Memory information transfer control system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS499568A (en) * 1972-04-06 1974-01-28
JPS5264837A (en) * 1975-11-25 1977-05-28 Nippon Telegr & Teleph Corp <Ntt> Memory information transfer control system

Similar Documents

Publication Publication Date Title
ES486103A1 (en) Data processing system having an integrated stack and register machine architecture.
ES485246A1 (en) Input/output-system for a data processing system.
JPS57168362A (en) Data transferring system of file system input/output device
JPS5242032A (en) Data processing unit
JPS5427740A (en) Information processing unit
JPS5520504A (en) Clock control system
JPS5424553A (en) Control system for data transfer
JPS5338236A (en) Multi-computer system
JPS5319738A (en) Processing unit stop control system
JPS5253639A (en) Data processing system
JPS5563423A (en) Data transfer system
JPS55118124A (en) Interface switch
JPS57105019A (en) Data transfer controlling system
JPS5471962A (en) Control system for copying machine
JPS5353231A (en) Input/output processing system at virtual memory
JPS547249A (en) Asynchronous interruption control system
JPS5427737A (en) Bus control system
JPS5481041A (en) Data processing system
JPS5616221A (en) Control system for data transfer
JPS52150944A (en) Information transfer control unit
JPS55146530A (en) Data processing device
JPS52149932A (en) Channel interrupt control system
JPS51144137A (en) Input/output data control unit
JPS52130260A (en) Data processing unit
JPS57105039A (en) Aligning circuit control system