JPS57160139A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS57160139A
JPS57160139A JP4591181A JP4591181A JPS57160139A JP S57160139 A JPS57160139 A JP S57160139A JP 4591181 A JP4591181 A JP 4591181A JP 4591181 A JP4591181 A JP 4591181A JP S57160139 A JPS57160139 A JP S57160139A
Authority
JP
Japan
Prior art keywords
pellet
read out
tie
accordance
small hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4591181A
Other languages
Japanese (ja)
Inventor
Naomichi Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Home Electronics Ltd
NEC Corp
Original Assignee
NEC Home Electronics Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Home Electronics Ltd, Nippon Electric Co Ltd filed Critical NEC Home Electronics Ltd
Priority to JP4591181A priority Critical patent/JPS57160139A/en
Publication of JPS57160139A publication Critical patent/JPS57160139A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49565—Side rails of the lead frame, e.g. with perforations, sprocket holes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Die Bonding (AREA)

Abstract

PURPOSE:To obtain completely automated process which can meet automatically the alternation of quality by a method wherein respective kinds of assembly programs are symbolized and written in tie-bar pants of lead frames and are read out by automatic assembly equipments. CONSTITUTION:The surface electrode pattern of a pellet 5 is read by a camera 8 and a small hole (m) determined in accordance with the read out signal is punched at the tie-bar part 3 of a lead frame 1 which corresponds to the pellet 5. Then the lead frame 1 and the pellet 5 are transferred to an automatic pellet mounting equipment A'. The equipment A' reads the small hole (m) and mounts the pellet 5 automatically on a radiator plate 4 in accordance with the program corresponding the read out import.
JP4591181A 1981-03-28 1981-03-28 Manufacture of semiconductor device Pending JPS57160139A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4591181A JPS57160139A (en) 1981-03-28 1981-03-28 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4591181A JPS57160139A (en) 1981-03-28 1981-03-28 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS57160139A true JPS57160139A (en) 1982-10-02

Family

ID=12732421

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4591181A Pending JPS57160139A (en) 1981-03-28 1981-03-28 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS57160139A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5943524A (en) * 1982-09-06 1984-03-10 Hitachi Ltd Method and device for manufacture of semiconductor device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5162667A (en) * 1974-11-28 1976-05-31 Tokyo Shibaura Electric Co Handotaisochino seizohoho

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5162667A (en) * 1974-11-28 1976-05-31 Tokyo Shibaura Electric Co Handotaisochino seizohoho

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5943524A (en) * 1982-09-06 1984-03-10 Hitachi Ltd Method and device for manufacture of semiconductor device

Similar Documents

Publication Publication Date Title
FR2498814B1 (en) HOUSING FOR INTEGRATED CIRCUIT, MEANS FOR MOUNTING AND MANUFACTURING METHOD
FR2511831B1 (en) MACHINE FOR MOUNTING PELLET-TYPE CIRCUIT ELEMENTS ON PRINTED CIRCUIT PANELS
FR2553692B1 (en) METHOD AND DEVICE FOR MANUFACTURING GRILLE
GB2025804B (en) Process for mounting electronic parts
DE3363539D1 (en) Method of growing an alloy film by a layer-by-layer process on a substrate, and a method of making a semiconductor device
BE890772A (en) METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT
FR2569425B1 (en) PROCESS AND PLANT FOR COOLING PELLETS
JPS56106695A (en) Device and method of mounting pump for automatic washing machine
FR2520792B1 (en) WINDOW FRAME ELEMENT, PARTICULARLY FOR VEHICLE, METHOD FOR MANUFACTURING SAME, AND DEVICE FOR PERFORMING THE PROCESS
BE878251A (en) METHOD AND SYSTEM FOR CONTROLLING THE EFFICIENCY OF AN ELECTRONIC DEVICE
FR2412225A1 (en) ELECTRONIC MODULE FOR WATCHMAKING PARTS AND ITS MANUFACTURING PROCESS
JPS57160139A (en) Manufacture of semiconductor device
FR2485311B1 (en) TELEVISION CAMERA PROVIDED WITH AN ELECTRONIC VIEWFINDER
FR2493219B1 (en) METHOD AND DEVICE FOR MANUFACTURING THERMOPLASTIC MATERIAL ALVEOLAR STRUCTURES AND STRUCTURES OBTAINED
DE3279926D1 (en) Method and apparatus for diagnosing a servomotor control circuit
BE872611R (en) METHOD AND DEVICE FOR MONITORING AND COMMANDING THE TRANSFER OF MATERIAL FROM A DEBITRING COIL TO A RECEIVING COIL
FR2498961B1 (en) METHOD AND DEVICE FOR MANUFACTURING PLATE INGOTS
EP0067619A3 (en) Process for solution control in an electrolytic zinc plant circuit
NO165767C (en) FILTER DEVICE FOR FILTERING OF MELTED METAL AND PROCEDURE FOR MANUFACTURING SUCH DEVICE.
FR2488291B1 (en) AUTOMATIC LACING METHOD AND APPARATUS FOR PRODUCING PARTS WITH MULTIDIRECTIONAL WOVEN FRAME
BE890245A (en) CIRCUIT AND METHOD FOR AUTOMATICALLY ADJUSTING THE BEAM CURRENT OF A VIDEO CAMERA ANALYZER TUBE
EP0130552A3 (en) Electronic device method using a leadframe with an integral mold vent means
JPS574131A (en) Device for mounting of semiconductor chips
FR2309978A1 (en) PERFECTED SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SUCH A DEVICE
PT70448A (en) METHOD AND DEVICE FOR ADJUSTING THERMOPLASTIC DEFIBRICATION MANUFACTURING