JPS5687290A - Direct memory access system - Google Patents

Direct memory access system

Info

Publication number
JPS5687290A
JPS5687290A JP16285079A JP16285079A JPS5687290A JP S5687290 A JPS5687290 A JP S5687290A JP 16285079 A JP16285079 A JP 16285079A JP 16285079 A JP16285079 A JP 16285079A JP S5687290 A JPS5687290 A JP S5687290A
Authority
JP
Japan
Prior art keywords
memory
dma
processor
execution
refreshing action
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16285079A
Other languages
Japanese (ja)
Other versions
JPS5948476B2 (en
Inventor
Shigeyuki Morita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Home Electronics Ltd
NEC Corp
Original Assignee
NEC Home Electronics Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Home Electronics Ltd, Nippon Electric Co Ltd filed Critical NEC Home Electronics Ltd
Priority to JP54162850A priority Critical patent/JPS5948476B2/en
Publication of JPS5687290A publication Critical patent/JPS5687290A/en
Publication of JPS5948476B2 publication Critical patent/JPS5948476B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)

Abstract

PURPOSE:To realize a refreshing action even under the DMA execution, by using a static memory and dynamic memory for execution of DMA and otherwise respectively and then separating the CPU from the static memory in the case of DMA. CONSTITUTION:A refreshing action is given to the dynamic memory 2 by the processor 1 even under execution of DMA and without using any special circuit performing the refreshing action other than the processor 1. In other words, the quantity of data transferred once by the DMA is comparatively small, and thus the static memory 3 is used for the memory area for execution of DMA. And the dynamic memory 2 is used for other memory areas. In the case of DMA, a separation is given between the processor 1 and the memory 3 with the gate circuit 7 turned off. Then the refreshing action is continued for the memory 2 by the processor 1.
JP54162850A 1979-12-17 1979-12-17 Direct memory access method Expired JPS5948476B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54162850A JPS5948476B2 (en) 1979-12-17 1979-12-17 Direct memory access method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54162850A JPS5948476B2 (en) 1979-12-17 1979-12-17 Direct memory access method

Publications (2)

Publication Number Publication Date
JPS5687290A true JPS5687290A (en) 1981-07-15
JPS5948476B2 JPS5948476B2 (en) 1984-11-27

Family

ID=15762421

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54162850A Expired JPS5948476B2 (en) 1979-12-17 1979-12-17 Direct memory access method

Country Status (1)

Country Link
JP (1) JPS5948476B2 (en)

Also Published As

Publication number Publication date
JPS5948476B2 (en) 1984-11-27

Similar Documents

Publication Publication Date Title
JPS5326539A (en) Data exchenge system
JPS5220735A (en) Microprogram controlled computer system
JPS5334442A (en) Multi-processor system
JPS5687290A (en) Direct memory access system
JPS5440049A (en) Information process system
JPS5760451A (en) Fixed data read-out system
JPS53105139A (en) Dynamic main memory controller
JPS55115151A (en) Duplex system
JPS5285444A (en) Information processing system
JPS51118335A (en) Partly writing system
JPS5282039A (en) Display control
JPS5353929A (en) Memory system
JPS52131A (en) Main memory control system
JPS5289438A (en) Request selection device
JPS51127637A (en) Information processing device under micro program control system
JPS5318348A (en) Access system of common area
JPS5357929A (en) Access system for main memory extending unit
JPS52120731A (en) Refresh control circuit
JPS5421230A (en) Data processing system
JPS53116041A (en) System controller
JPS52104024A (en) Information check system
JPS5368138A (en) Interrupt priority determining circuit
JPS5248443A (en) Direct memory access state display system for processor unit
JPS5347739A (en) Arithmetic system
JPS51141544A (en) Method of memory utilization control