JPS5677963A - Address generating circuit - Google Patents
Address generating circuitInfo
- Publication number
- JPS5677963A JPS5677963A JP15543479A JP15543479A JPS5677963A JP S5677963 A JPS5677963 A JP S5677963A JP 15543479 A JP15543479 A JP 15543479A JP 15543479 A JP15543479 A JP 15543479A JP S5677963 A JPS5677963 A JP S5677963A
- Authority
- JP
- Japan
- Prior art keywords
- address
- signal
- generating circuit
- address generating
- subtracted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE:To perform an operation of the fixed address in a short time, by installing an exclusive address generating circuit corresponding to the arithmetic equation. CONSTITUTION:The specific operation (b-1)c+(d-1)+e is performed by the given plural variables, i.e., the row number (b), the row size (c) and the column number (d) of a matrix plus the head address (e) each, thus producing the address signal (a) to give an access to a memory through the address generating circuit. The signal 1a of the number (b) is subtracted (b-1) by the subtractor 1 and then multiplied by the signal 2a of the row size c7 through the multiplier 2 to obtain (c). On the other hand, the signal 3a of the number (d) is subtracted (d-1) by the substractor 3 to obtain (d-1). Then the above-mentioned (b-1)c, (d-1) and the signal 4a of the head address (e) are added together through the adder 4 to obtain the desired address a=(b-1)c+(d-1)+e. And the normal address is read out to the memory 6 in case the switch 5 is set at 5a.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15543479A JPS5677963A (en) | 1979-11-27 | 1979-11-27 | Address generating circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15543479A JPS5677963A (en) | 1979-11-27 | 1979-11-27 | Address generating circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5677963A true JPS5677963A (en) | 1981-06-26 |
Family
ID=15605932
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15543479A Pending JPS5677963A (en) | 1979-11-27 | 1979-11-27 | Address generating circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5677963A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61208173A (en) * | 1985-03-12 | 1986-09-16 | Toshiba Corp | Image access system |
JPS63143646A (en) * | 1986-12-05 | 1988-06-15 | Nec Corp | Extended index addressing system |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4945176A (en) * | 1972-09-05 | 1974-04-30 | ||
JPS5282145A (en) * | 1975-12-29 | 1977-07-09 | Nec Corp | Memory index circuit |
-
1979
- 1979-11-27 JP JP15543479A patent/JPS5677963A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4945176A (en) * | 1972-09-05 | 1974-04-30 | ||
JPS5282145A (en) * | 1975-12-29 | 1977-07-09 | Nec Corp | Memory index circuit |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61208173A (en) * | 1985-03-12 | 1986-09-16 | Toshiba Corp | Image access system |
JPS63143646A (en) * | 1986-12-05 | 1988-06-15 | Nec Corp | Extended index addressing system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5552581A (en) | Pattern generator | |
JPS5229209A (en) | Electronic musical instrument | |
JPS54127230A (en) | Picture shape converter | |
JPS5471957A (en) | Exponential function arithmetic unit | |
JPS5677963A (en) | Address generating circuit | |
JPS55137763A (en) | Facsimile unit | |
ATE30974T1 (en) | ELECTRONIC TIME PROGRAM SWITCH. | |
JPS56123038A (en) | Division control system | |
JPS5475226A (en) | Character pattern generator | |
JPS55102034A (en) | Set unit for unit address | |
JPS5426635A (en) | Electronic desk calculator with function of definite integral | |
JPS5423342A (en) | Microprogram control system | |
JPS5435647A (en) | Status generator circuit | |
JPS53146476A (en) | Electronic control type washing machine | |
JPS5582362A (en) | Operation processing unit | |
JPS5428615A (en) | Write control system of pitch information | |
JPS53137672A (en) | Arrangement graph drawing circuit | |
JPS5413213A (en) | Pattern generating circuit | |
JPS5642869A (en) | Motion picture/still picture separator | |
JPS5576439A (en) | Display unit | |
JPS5467334A (en) | Display unit for character and sexadecimal number | |
JPS5561842A (en) | Character display unit | |
JPS54105515A (en) | Automatic player | |
JPS55166747A (en) | Data processor | |
JPS51112245A (en) | Monitor control system of electronic computer organization |