JPS5674884A - Addressing device - Google Patents

Addressing device

Info

Publication number
JPS5674884A
JPS5674884A JP14995979A JP14995979A JPS5674884A JP S5674884 A JPS5674884 A JP S5674884A JP 14995979 A JP14995979 A JP 14995979A JP 14995979 A JP14995979 A JP 14995979A JP S5674884 A JPS5674884 A JP S5674884A
Authority
JP
Japan
Prior art keywords
memory
address
start address
board
memory board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14995979A
Other languages
Japanese (ja)
Inventor
Tadaaki Inomata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP14995979A priority Critical patent/JPS5674884A/en
Publication of JPS5674884A publication Critical patent/JPS5674884A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)

Abstract

PURPOSE:To make it possible to remove unused memory chips from a memory board which mounts plural memory chips by using the initial address of the memory board always as the start address of a stated memory chip. CONSTITUTION:Switch mechanism 3 to generate memory chip start address, mechanism 6 to make the address complement and mechanism 4 to receive the absolute start address are provided to the addressing device of memory board, 2 which mounts memory chips A-H, the complemented address and absolute start address are added by adder 7 and the memory chip according to the output of address 7 is selected by selector 8. Thus, when memory board 2 is used under the capacity less than the full capacity, unused memory chips can be removed by converting the absolute start address into the standard address of memory board 2.
JP14995979A 1979-11-21 1979-11-21 Addressing device Pending JPS5674884A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14995979A JPS5674884A (en) 1979-11-21 1979-11-21 Addressing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14995979A JPS5674884A (en) 1979-11-21 1979-11-21 Addressing device

Publications (1)

Publication Number Publication Date
JPS5674884A true JPS5674884A (en) 1981-06-20

Family

ID=15486334

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14995979A Pending JPS5674884A (en) 1979-11-21 1979-11-21 Addressing device

Country Status (1)

Country Link
JP (1) JPS5674884A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2501404A1 (en) * 1980-12-22 1982-09-10 Fairchild Camera Instr Co METHOD AND DEVICE FOR ADDRESSING A RANDOM ACCESS MEMORY

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54133848A (en) * 1978-04-08 1979-10-17 Yamatake Honeywell Co Ltd Address converter

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54133848A (en) * 1978-04-08 1979-10-17 Yamatake Honeywell Co Ltd Address converter

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2501404A1 (en) * 1980-12-22 1982-09-10 Fairchild Camera Instr Co METHOD AND DEVICE FOR ADDRESSING A RANDOM ACCESS MEMORY

Similar Documents

Publication Publication Date Title
JPS51147924A (en) Memory unit
JPS51132254A (en) Flame-retardant crosslinked polyolefin composition
JPS5674884A (en) Addressing device
JPS52149954A (en) Sample holding circuit
JPS53114621A (en) Test equipment for memory having plural ports
JPS5362428A (en) Control memory unit
JPS54146932A (en) Address converter
JPS5291620A (en) Memory element preset circuit
JPS53119188A (en) Method of boxing aritcles
JPS5239355A (en) Switching circuit
JPS5413983A (en) Automatic wiring detector
JPS543963A (en) Cyclone selector
JPS51146129A (en) Memory device
JPS5223765A (en) Oil purifier
JPS5553715A (en) Initial program loading system
ES404267A1 (en) Scraper automatically servicing several compartments
JPS525162A (en) Automatic store
JPS51147065A (en) Centrifugal separator
JPS526067A (en) Mode memory unit
JPS53121543A (en) Check circuit
JPS5264253A (en) Digital filter
JPS52154672A (en) Timer device
JPS51126119A (en) Envelope producer
JPS51127355A (en) Automatic current control system
JPS5387132A (en) Address converter circuit of magnetic file equipment