JPS5659357A - Event information appratus - Google Patents

Event information appratus

Info

Publication number
JPS5659357A
JPS5659357A JP13486679A JP13486679A JPS5659357A JP S5659357 A JPS5659357 A JP S5659357A JP 13486679 A JP13486679 A JP 13486679A JP 13486679 A JP13486679 A JP 13486679A JP S5659357 A JPS5659357 A JP S5659357A
Authority
JP
Japan
Prior art keywords
time
switching circuit
rank apparatus
event signal
delay switching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13486679A
Other languages
Japanese (ja)
Inventor
Koichi Bando
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP13486679A priority Critical patent/JPS5659357A/en
Publication of JPS5659357A publication Critical patent/JPS5659357A/en
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

PURPOSE: To prevent increase of the log load to CPU, by inhibiting the information to a high rank apparatus in case when the event information such as an error, etc. from a low rank apparatus by the prescribed number within a given period of time, in the information processing system.
CONSTITUTION: Since the FF8 is reset in a normal state, an event signal informing of generation of an error, etc. from the low rank apparatus 1 is transmitted to the high rank apparatus 4 of CPU, etc. through the AND gate 5, also the number (n) which has been preset to the counter 7 is subtracted by "1", and at the same time the delay switching circuit 6 is started. The delay switching circuit 6 generates an output pulse in t1 time after start, and presets the counter 7 to (n). If the event signal has been generated (n) times within the t1 time, the counter 7 generates a borrow output, closes the AND gate 5 by resetting the FF8, inhibits the event signal, and at the same time starts the delay switching circuit 9. An output is generated from the delay switching circuit 9 after t2 time, resets the FF8, and the event signal is transmitted again to the high rank apparatus.
COPYRIGHT: (C)1981,JPO&Japio
JP13486679A 1979-10-18 1979-10-18 Event information appratus Pending JPS5659357A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13486679A JPS5659357A (en) 1979-10-18 1979-10-18 Event information appratus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13486679A JPS5659357A (en) 1979-10-18 1979-10-18 Event information appratus

Publications (1)

Publication Number Publication Date
JPS5659357A true JPS5659357A (en) 1981-05-22

Family

ID=15138297

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13486679A Pending JPS5659357A (en) 1979-10-18 1979-10-18 Event information appratus

Country Status (1)

Country Link
JP (1) JPS5659357A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1703394A2 (en) 2005-03-15 2006-09-20 Fujitsu Limited Event notification management program and event notification management apparatus

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1703394A2 (en) 2005-03-15 2006-09-20 Fujitsu Limited Event notification management program and event notification management apparatus
JP2006259892A (en) * 2005-03-15 2006-09-28 Fujitsu Ltd Event notice control program and device
US7908524B2 (en) 2005-03-15 2011-03-15 Fujitsu Limited Storage medium readable by a machine tangible embodying event notification management program and event notification management apparatus

Similar Documents

Publication Publication Date Title
JPS5242334A (en) Computer
JPS52115048A (en) Method of protecting elevator control device
JPS5659357A (en) Event information appratus
JPS55162155A (en) Interrupting circuit of microcomputer
JPS54162940A (en) Computer supervisory device
JPS5336439A (en) Information processor
JPS5391741A (en) Computer control system of copier
JPS5378138A (en) Processing system for multiplex interruption
JPS5543361A (en) Instantaneous service interruption holding circuit for combustion device
JPS546436A (en) Operation detector of electronic computer
JPS5371545A (en) Multiprocessor
JPS53149739A (en) Computer system
JPS5261743A (en) Protective relay equipment
JPS5690363A (en) Resetting system of multiple-constitution processor
JPS575135A (en) Information processor
JPS53121439A (en) Interrupt processor
JPS52133235A (en) Judging circuit
JPS52154319A (en) Data transmission unit
JPS5346243A (en) Processor control system
JPS5330218A (en) Camera signal processing unit
JPS52143673A (en) Method of setting discharging path of unloader
JPS54127237A (en) Interruption control circuit
JPS5276652A (en) Protective relay device
JPS51147288A (en) Semiconductor device
JPS5245231A (en) Program execution condition monitoring system