JPS5642826A - Data processing system - Google Patents
Data processing systemInfo
- Publication number
- JPS5642826A JPS5642826A JP11898679A JP11898679A JPS5642826A JP S5642826 A JPS5642826 A JP S5642826A JP 11898679 A JP11898679 A JP 11898679A JP 11898679 A JP11898679 A JP 11898679A JP S5642826 A JPS5642826 A JP S5642826A
- Authority
- JP
- Japan
- Prior art keywords
- master
- clock
- signal lines
- clock pulse
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To decrease the number of the signal lines to be connected, by using both the clock and master signal lines for the two-way transmission line in the data processing system in which the timing mechanism included in each of several data processors posseses the synchronous timing function.
CONSTITUTION: The data processor includes the following units: the clock pulse generators 21a and 21b; the master/slave flip-flops 24a and 24b which supply the master signals to the master signal lines when the data processor functions as the master unit; the clock driving circuits 25a and 25b which supply the clock pulses to the clock signal lines when the master signal is supplied; and the timing mechanisms 28a and 28b which count the time by the clock pulse supplied from the clock signal line when the master signal is transmitted through the master signal line and then count the time by the clock pulse generated from the clock pulse generator in case no master signal is transmitted respectively. As a result, the number of the signal lines connected to the data processor can be decreased by the two-way transmission.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11898679A JPS5642826A (en) | 1979-09-17 | 1979-09-17 | Data processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11898679A JPS5642826A (en) | 1979-09-17 | 1979-09-17 | Data processing system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5642826A true JPS5642826A (en) | 1981-04-21 |
Family
ID=14750172
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11898679A Pending JPS5642826A (en) | 1979-09-17 | 1979-09-17 | Data processing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5642826A (en) |
-
1979
- 1979-09-17 JP JP11898679A patent/JPS5642826A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56140459A (en) | Data processing system | |
EP0126163A4 (en) | Controller with status display unit. | |
DE3851001D1 (en) | Clock scheme for a VLSI system. | |
JPS5511625A (en) | Multiplying device | |
JPS5464941A (en) | Weight generator circuit | |
JPS5636709A (en) | Numerical control system | |
JPS5642826A (en) | Data processing system | |
JPS5533213A (en) | Information processing system | |
JPS55149553A (en) | Specific pulse inserting and removing circuit in data transmission system | |
JPS5734234A (en) | Extension of data bus | |
JPS57125425A (en) | System for information transmission | |
JPS55102952A (en) | Mutual synchronization system | |
JPS5457918A (en) | Memory access processing system | |
JPS6476254A (en) | Device for arbitrating bus | |
JPS5547475A (en) | Signal transmission system | |
JPS5394836A (en) | Data process system | |
JPS52122436A (en) | Data transfer control system | |
JPS55150006A (en) | Control timing system | |
JPS53109452A (en) | Timing signal generating circuit | |
JPS54108335A (en) | Elevator controller | |
JPS547385A (en) | Speed counting system | |
JPS548413A (en) | Frame synchronizing system for pulse multiple transmission | |
JPS5434640A (en) | Memory unit | |
JPS56125133A (en) | Scramble system | |
JPS5361930A (en) | Synchronization system for non-synchronous signal |