JPS5631131A - Parameter control type output device - Google Patents

Parameter control type output device

Info

Publication number
JPS5631131A
JPS5631131A JP10711179A JP10711179A JPS5631131A JP S5631131 A JPS5631131 A JP S5631131A JP 10711179 A JP10711179 A JP 10711179A JP 10711179 A JP10711179 A JP 10711179A JP S5631131 A JPS5631131 A JP S5631131A
Authority
JP
Japan
Prior art keywords
circuit
line
register
lor7
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10711179A
Other languages
Japanese (ja)
Inventor
Hitoshi Onishi
Norihiko Mishima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP10711179A priority Critical patent/JPS5631131A/en
Publication of JPS5631131A publication Critical patent/JPS5631131A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To reduce the time required for the process of the software and the maintenance, by editing and delivering the arrangmenet of the data given in acccordance with the format of the slip at the side of the output device and by the parameter.
CONSTITUTION: The paramemter FP defining the format equivalent to one sheet of the slip 1 is set to the format parameter register FPR1. And the data equivalent to one sheet of the slip 1 is stored in the data register DR3. The FP is read out successively to the reading register 2 from the FPR1 and then supplied to the comparing circuit 6. The present FP's line is compared at the circuit 6 with that of the immediately preceding FP sent from the final line memory register LLR5. And when a coincidence is obtained, the transfer circuit 4 is started. While in case no coincidence is obtained, the gate 8 is opened. And then the contents of the line output register LOR7 storing the difference of the both lines mentioned above plus the output data equivalent to one line is transferred to the output circuit 9 to clear the LOR7. And then the circuit 4 is started to extract the data out of the DR3 to then send it to the LOR7. The circuit 9 makes the printer 10 print the contents of the LOR7 with the line feed given by the amount equivalent to the line number of the difference.
COPYRIGHT: (C)1981,JPO&Japio
JP10711179A 1979-08-24 1979-08-24 Parameter control type output device Pending JPS5631131A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10711179A JPS5631131A (en) 1979-08-24 1979-08-24 Parameter control type output device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10711179A JPS5631131A (en) 1979-08-24 1979-08-24 Parameter control type output device

Publications (1)

Publication Number Publication Date
JPS5631131A true JPS5631131A (en) 1981-03-28

Family

ID=14450741

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10711179A Pending JPS5631131A (en) 1979-08-24 1979-08-24 Parameter control type output device

Country Status (1)

Country Link
JP (1) JPS5631131A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62165236A (en) * 1986-01-17 1987-07-21 Fujitsu Ltd Slip combination processing system
JPH02278451A (en) * 1989-04-20 1990-11-14 Fujitsu Ltd Variable format editor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62165236A (en) * 1986-01-17 1987-07-21 Fujitsu Ltd Slip combination processing system
JPH02278451A (en) * 1989-04-20 1990-11-14 Fujitsu Ltd Variable format editor

Similar Documents

Publication Publication Date Title
ES459499A1 (en) Text merge with copies and envelopes
JPS5631131A (en) Parameter control type output device
JPS5631132A (en) Parameter control type output device
JPS57209566A (en) Bankbook describing machine
GB1400619A (en) Reproducing and collating apparatus and method
JPS57109684A (en) Control of copying for non-impact printer
JPS57207982A (en) Information output device
JPS56143583A (en) Buffer memory control system
JPS5380938A (en) Automatic data printing system for cash register
JPS57187765A (en) Electronic cash register
JPS5547584A (en) Printing sheet supply system in cash register
JPS55134488A (en) Electronic typewriter for editing
JPS5757338A (en) Print controlling method
JPS5532164A (en) Print control system in automatic transaction unit
JPS5621267A (en) Check and accounting system of electronic register
JPS57204971A (en) Electronic cash register
JPS5544837A (en) Direct mail issuing machine
JPS5583984A (en) Printer control unit
JPS5530738A (en) Automatic transaction unit
JPS5371532A (en) Print control systrem
JPS57171348A (en) Copying device
JPS5671181A (en) Form printer device
JPS55154675A (en) Controller for printer
JPS5774190A (en) Printing machine
JPS5445132A (en) Copying system for non-impact type printer