JPS56120237A - Line identifying system - Google Patents
Line identifying systemInfo
- Publication number
- JPS56120237A JPS56120237A JP2366080A JP2366080A JPS56120237A JP S56120237 A JPS56120237 A JP S56120237A JP 2366080 A JP2366080 A JP 2366080A JP 2366080 A JP2366080 A JP 2366080A JP S56120237 A JPS56120237 A JP S56120237A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- virtual random
- delay circuit
- signal
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Mobile Radio Communication Systems (AREA)
- Radio Relay Systems (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Small-Scale Networks (AREA)
Abstract
PURPOSE:To enable line identification, by making different the virtual random signal applied to other channel by a given phase, to the virtual random signal applied to the reference channel. CONSTITUTION:The signal inserted with the frame synchronising signal FS and converted in speed is separated into two systems with a serial-parallel conversion circuit SP. Further, one channel is scrambled with the virtual random signal generator PN1 at a scramble circuit SCR1. Other channel is scrambled with the signal delayed at a delay circuit DL1. Further, by keeping the delay time between the delay circuit DL1 at the transmission side and the delay circuit DL2 at the reception side equal each other, reception and reproduction can be made for correct line only.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2366080A JPS56120237A (en) | 1980-02-27 | 1980-02-27 | Line identifying system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2366080A JPS56120237A (en) | 1980-02-27 | 1980-02-27 | Line identifying system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56120237A true JPS56120237A (en) | 1981-09-21 |
JPH023575B2 JPH023575B2 (en) | 1990-01-24 |
Family
ID=12116653
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2366080A Granted JPS56120237A (en) | 1980-02-27 | 1980-02-27 | Line identifying system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56120237A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58137344A (en) * | 1982-02-09 | 1983-08-15 | Nec Corp | Route discrimination signal generating circuit |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5120620A (en) * | 1974-08-14 | 1976-02-19 | Nippon Electric Co | |
JPS5366318A (en) * | 1976-11-26 | 1978-06-13 | Fujitsu Ltd | Scramble system |
-
1980
- 1980-02-27 JP JP2366080A patent/JPS56120237A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5120620A (en) * | 1974-08-14 | 1976-02-19 | Nippon Electric Co | |
JPS5366318A (en) * | 1976-11-26 | 1978-06-13 | Fujitsu Ltd | Scramble system |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58137344A (en) * | 1982-02-09 | 1983-08-15 | Nec Corp | Route discrimination signal generating circuit |
Also Published As
Publication number | Publication date |
---|---|
JPH023575B2 (en) | 1990-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS51115717A (en) | Cross polarized wave compensating method | |
DE3563807D1 (en) | Tdma print-to-multipoint communication system | |
DE3366242D1 (en) | Process to produce polymer dispersions, and their utilisation | |
DE3465560D1 (en) | Scheme for reducing transmission delay following collision of transmissions in communication networks | |
JPS55117357A (en) | Time-division multiplex communication system | |
AU527192B2 (en) | Synchronized transmission | |
AU544497B2 (en) | Rapid message transmission system between computers | |
DE3164065D1 (en) | Synchronisation arrangement for digital information transmitted in packets | |
EP0056748A3 (en) | Method and device for the synchronization, on reception, of digital signals transmitted as packets | |
JPS56120237A (en) | Line identifying system | |
AU543750B2 (en) | Composite timing signal generator | |
JPS5342616A (en) | Synchronism establishment system | |
JPS5326640A (en) | Single-cable separate group transmission system | |
JPS5428106A (en) | Pre-emphasis system | |
JPS5210605A (en) | Data transmission system | |
JPS52109318A (en) | Data transmitting system utilized multi-vector signal method | |
JPS5350454A (en) | Transmission interruption system | |
JPS545313A (en) | Serial data delivery system | |
JPS53148305A (en) | Data transmission system of loop type | |
JPS547221A (en) | Equalizing system for intermediate branching station | |
JPS5547752A (en) | Data collection method | |
JPS51117514A (en) | Satellite multiplex communication system | |
JPS55158749A (en) | Auxiliary signal inserting system for time-division multi-directional communication network | |
JPS5683144A (en) | Signal transmission system | |
JPS5410604A (en) | Main wire holding circuit for key telephone system |