JPS56105520A - Data transfer control unit - Google Patents

Data transfer control unit

Info

Publication number
JPS56105520A
JPS56105520A JP741580A JP741580A JPS56105520A JP S56105520 A JPS56105520 A JP S56105520A JP 741580 A JP741580 A JP 741580A JP 741580 A JP741580 A JP 741580A JP S56105520 A JPS56105520 A JP S56105520A
Authority
JP
Japan
Prior art keywords
bus
data
outputting
outputs
request signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP741580A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6363939B2 (enrdf_load_stackoverflow
Inventor
Misao Miyata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP741580A priority Critical patent/JPS56105520A/ja
Publication of JPS56105520A publication Critical patent/JPS56105520A/ja
Publication of JPS6363939B2 publication Critical patent/JPS6363939B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP741580A 1980-01-26 1980-01-26 Data transfer control unit Granted JPS56105520A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP741580A JPS56105520A (en) 1980-01-26 1980-01-26 Data transfer control unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP741580A JPS56105520A (en) 1980-01-26 1980-01-26 Data transfer control unit

Publications (2)

Publication Number Publication Date
JPS56105520A true JPS56105520A (en) 1981-08-22
JPS6363939B2 JPS6363939B2 (enrdf_load_stackoverflow) 1988-12-09

Family

ID=11665226

Family Applications (1)

Application Number Title Priority Date Filing Date
JP741580A Granted JPS56105520A (en) 1980-01-26 1980-01-26 Data transfer control unit

Country Status (1)

Country Link
JP (1) JPS56105520A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6049458A (ja) * 1983-08-29 1985-03-18 Fujitsu Ltd デ−タバッファ制御方式
US6463491B1 (en) 1998-12-18 2002-10-08 Fujitsu Limited Data transfer making efficient use of time concerning bus arbitration

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6049458A (ja) * 1983-08-29 1985-03-18 Fujitsu Ltd デ−タバッファ制御方式
US6463491B1 (en) 1998-12-18 2002-10-08 Fujitsu Limited Data transfer making efficient use of time concerning bus arbitration

Also Published As

Publication number Publication date
JPS6363939B2 (enrdf_load_stackoverflow) 1988-12-09

Similar Documents

Publication Publication Date Title
EP0141742A3 (en) Buffer system for input/output portion of digital data processing system
JPS5493926A (en) Data processing system having cache storage first input first output *fifo* queue function
EP0165915A3 (en) Peripheral interface system
JPS5779551A (en) Information transfer device
EP0348672A3 (en) A data processing system bus architecture
TW364085B (en) PCI host bridge multi-priority fairness arbiter
JPS5455132A (en) Input-output control system
TW373136B (en) Distributed scheduling for the transfer of real time, loss sensitive and non-real time data over a bus
JPS56105520A (en) Data transfer control unit
JPS5672752A (en) Controller for occupation of common bus line
CA2163850A1 (en) Bus Arbitration Between an Input/Output Device and a Processing Device Including a First-In First-Out Type Write-In Buffer
EP1267269A3 (en) Apparatus and method for distribution of signals from a high level data link controller to multiple digital signal processor cores
JPS5478039A (en) Communication controller
TW369632B (en) Computer system
JPS5696350A (en) Memory extension system
JPS56118139A (en) Processor for sampling data
JPS57120144A (en) Data transfer system
JPS55121525A (en) Priority control system of electronic computer system
JPS56135261A (en) Interprocessor information transfer system
ES8407635A1 (es) Una instalacion de arbitraje de via de transmision
EP0382342A3 (en) Computer system dma transfer
JPS55121524A (en) Priority control system of electronic computer system
JPS6438827A (en) First-in first-out buffer control system
JPS5481041A (en) Data processing system
JPS5760436A (en) Data transfer control system