JPS5591285A - Paired control system - Google Patents
Paired control systemInfo
- Publication number
- JPS5591285A JPS5591285A JP16473678A JP16473678A JPS5591285A JP S5591285 A JPS5591285 A JP S5591285A JP 16473678 A JP16473678 A JP 16473678A JP 16473678 A JP16473678 A JP 16473678A JP S5591285 A JPS5591285 A JP S5591285A
- Authority
- JP
- Japan
- Prior art keywords
- time difference
- memory
- counter
- address
- counters
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16473678A JPS5591285A (en) | 1978-12-28 | 1978-12-28 | Paired control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16473678A JPS5591285A (en) | 1978-12-28 | 1978-12-28 | Paired control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5591285A true JPS5591285A (en) | 1980-07-10 |
| JPS5753709B2 JPS5753709B2 (enrdf_load_stackoverflow) | 1982-11-15 |
Family
ID=15798918
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16473678A Granted JPS5591285A (en) | 1978-12-28 | 1978-12-28 | Paired control system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5591285A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0439713U (enrdf_load_stackoverflow) * | 1990-07-31 | 1992-04-03 |
-
1978
- 1978-12-28 JP JP16473678A patent/JPS5591285A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5753709B2 (enrdf_load_stackoverflow) | 1982-11-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5438724A (en) | Display unit | |
| JPS52130246A (en) | Memory access control system | |
| JPS5591285A (en) | Paired control system | |
| JPS5435628A (en) | Display unit | |
| JPS543441A (en) | High-speed arithmetic system | |
| JPS5438732A (en) | Input/output order accepting system | |
| JPS52134365A (en) | Counter | |
| JPS5419615A (en) | Control system for input and output unit | |
| JPS52109841A (en) | Clock control system | |
| JPS5384523A (en) | Main memory control system | |
| JPS5393743A (en) | Collective arithmetic unit | |
| JPS52134342A (en) | Micro program address control system | |
| JPS5310232A (en) | Display unit for input/output information | |
| JPS5440538A (en) | Multiple data processor | |
| JPS5291339A (en) | Controlling shift register | |
| JPS5425642A (en) | Input and output control system | |
| JPS52140246A (en) | Information processing unit | |
| JPS5475233A (en) | Memory controller | |
| JPS5412648A (en) | Refresh control system | |
| JPS53142834A (en) | Information transfer system between main memory units | |
| JPS54828A (en) | Main memory unit of division system | |
| JPS52102645A (en) | Input/output control unit | |
| JPS53101237A (en) | Refresh control system | |
| JPS5352320A (en) | Output control circuit | |
| JPS5461844A (en) | Refresh control system |