JPS5573988A - Refresh control system of dynamic ram - Google Patents

Refresh control system of dynamic ram

Info

Publication number
JPS5573988A
JPS5573988A JP14763578A JP14763578A JPS5573988A JP S5573988 A JPS5573988 A JP S5573988A JP 14763578 A JP14763578 A JP 14763578A JP 14763578 A JP14763578 A JP 14763578A JP S5573988 A JPS5573988 A JP S5573988A
Authority
JP
Japan
Prior art keywords
refresh
elements
memory
dynamic ram
control system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14763578A
Other languages
English (en)
Inventor
Mitsuo Kurakake
Hisaaki Honma
Yoshihiro Umezaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fanuc Corp
Original Assignee
Fanuc Corp
Fujitsu Fanuc Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fanuc Corp, Fujitsu Fanuc Ltd filed Critical Fanuc Corp
Priority to JP14763578A priority Critical patent/JPS5573988A/ja
Publication of JPS5573988A publication Critical patent/JPS5573988A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
JP14763578A 1978-11-29 1978-11-29 Refresh control system of dynamic ram Pending JPS5573988A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14763578A JPS5573988A (en) 1978-11-29 1978-11-29 Refresh control system of dynamic ram

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14763578A JPS5573988A (en) 1978-11-29 1978-11-29 Refresh control system of dynamic ram

Publications (1)

Publication Number Publication Date
JPS5573988A true JPS5573988A (en) 1980-06-04

Family

ID=15434783

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14763578A Pending JPS5573988A (en) 1978-11-29 1978-11-29 Refresh control system of dynamic ram

Country Status (1)

Country Link
JP (1) JPS5573988A (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57181494A (en) * 1981-05-01 1982-11-08 Fujitsu Ltd Refreshing method for dynamic memory
JPS5987695A (ja) * 1982-11-11 1984-05-21 Toshiba Corp 半導体記憶装置
US5367493A (en) * 1991-06-06 1994-11-22 Mitsubishi Denki Kabushiki Kaisha Dynamic type semiconductor memory device having reduced peak current during refresh mode and method of operating the same
EP0715311A2 (en) * 1989-05-08 1996-06-05 Hitachi Maxell, Ltd. A semiconductor memory apparatus

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57181494A (en) * 1981-05-01 1982-11-08 Fujitsu Ltd Refreshing method for dynamic memory
JPS5987695A (ja) * 1982-11-11 1984-05-21 Toshiba Corp 半導体記憶装置
JPH053078B2 (ja) * 1982-11-11 1993-01-13 Tokyo Shibaura Electric Co
EP0715311A2 (en) * 1989-05-08 1996-06-05 Hitachi Maxell, Ltd. A semiconductor memory apparatus
US5367493A (en) * 1991-06-06 1994-11-22 Mitsubishi Denki Kabushiki Kaisha Dynamic type semiconductor memory device having reduced peak current during refresh mode and method of operating the same

Similar Documents

Publication Publication Date Title
JPS5573988A (en) Refresh control system of dynamic ram
JPS5358736A (en) Input/output control system for mos dynamic random access memory
JPS5399142A (en) Ignition control system
JPS5258432A (en) Common bus control circuit
JPS53129925A (en) Memory device
JPS5235537A (en) Mos memory unit
JPS5297638A (en) Refresh control system
JPS5427333A (en) Memory element
JPS53105324A (en) Semiconductor dynamic memory unut
JPS5347727A (en) Power circuit
JPS5412664A (en) Pulse generating system
JPS5434224A (en) Waveform generator
JPS5274825A (en) Control system for inverters operated in parallel
JPS5374840A (en) Control system for character disply
JPS528438A (en) Starting method of d.c. high voltage power supply system
JPS55100076A (en) Change-over method of square voltage waveform pulse row
JPS538529A (en) Refreshing method for semiconductor memory
JPS53102484A (en) Program controller
JPS5353931A (en) Timing control system for memory unit
JPS5318926A (en) Auxiliary loop switching circuit for magnetic bubble memory unit
JPS54132089A (en) Numerical control system
JPS5475233A (en) Memory controller
JPS5431267A (en) Gate control unit for thyristor converter
JPS5396435A (en) High-voltage pulse generator
JPS53135521A (en) Driving system for multi-phase pulse driving unit