JPS554716A - Memory unit - Google Patents

Memory unit

Info

Publication number
JPS554716A
JPS554716A JP7574378A JP7574378A JPS554716A JP S554716 A JPS554716 A JP S554716A JP 7574378 A JP7574378 A JP 7574378A JP 7574378 A JP7574378 A JP 7574378A JP S554716 A JPS554716 A JP S554716A
Authority
JP
Japan
Prior art keywords
write
inverter
potential
cmos transistor
high voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7574378A
Other languages
Japanese (ja)
Other versions
JPS5833637B2 (en
Inventor
Mikio Kyomasu
Hideharu Toyomoto
Isato Kazama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP53075743A priority Critical patent/JPS5833637B2/en
Publication of JPS554716A publication Critical patent/JPS554716A/en
Publication of JPS5833637B2 publication Critical patent/JPS5833637B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements

Landscapes

  • Read Only Memory (AREA)

Abstract

PURPOSE:To prevent the destruction of an information write circuit by controlling an inverter, which is dependent upon conductive-type depletion and enhancement- type FETs, through a CMOS transistor. CONSTITUTION:When bus line 6 of inverter 12 of a CMOS transistor formed by P and N-type FETs 10 and 11 becomes a low level by an address signal, FETs 10 and 11 are turned on and off respectively to break P enhancement FET 13 constituting inverter 15, and P depletion FET 14 where bus line 6 is connected becomes conductive, and the potential of inverter 15 becomes equal to the potential of low-potential power source VSS. When a low-potential write signal is applied to the drain of PMOSFET 18 through write control circuit 16, a negative high voltage is generated on write bus line 8 through FET 18 which becomes conductive by capacitor 19, and information to a memory element is transferred without applying the high voltage to the CMOS transistor, so that the destruction of the CMOS transistor of a write logical operation circuit can be prevented. Further, the write at a high voltage brings the same result by a similar circuit.
JP53075743A 1978-06-21 1978-06-21 Storage device Expired JPS5833637B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP53075743A JPS5833637B2 (en) 1978-06-21 1978-06-21 Storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP53075743A JPS5833637B2 (en) 1978-06-21 1978-06-21 Storage device

Publications (2)

Publication Number Publication Date
JPS554716A true JPS554716A (en) 1980-01-14
JPS5833637B2 JPS5833637B2 (en) 1983-07-21

Family

ID=13585057

Family Applications (1)

Application Number Title Priority Date Filing Date
JP53075743A Expired JPS5833637B2 (en) 1978-06-21 1978-06-21 Storage device

Country Status (1)

Country Link
JP (1) JPS5833637B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110208886A1 (en) * 2010-02-24 2011-08-25 Denso Corporation Communication slave

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110208886A1 (en) * 2010-02-24 2011-08-25 Denso Corporation Communication slave
US8762612B2 (en) * 2010-02-24 2014-06-24 Denso Corporation Communication slave

Also Published As

Publication number Publication date
JPS5833637B2 (en) 1983-07-21

Similar Documents

Publication Publication Date Title
US4176289A (en) Driving circuit for integrated circuit semiconductor memory
KR840008097A (en) Substrate Bias Voltage Control Circuit and Method
US4542310A (en) CMOS bootstrapped pull up circuit
EP0129661A3 (en) Bootstrap driver circuits for a mos memory
KR970056052A (en) Semiconductor switch
KR930020850A (en) Level conversion circuit
GB1450119A (en) Logic circuits
KR900011152A (en) Voltage drop detection and reset circuit reset circuit
KR950024349A (en) Internal power supply circuit that generates the potential of the internal power supply based on the potential of the external power supply
JP3513218B2 (en) Interface circuit and voltage raising circuit comprising the same
KR850007170A (en) Power-On Detection Circuit
KR860004380A (en) Semiconductor memory device
KR850006902A (en) Voltage level detection circuit
JPS554716A (en) Memory unit
KR960030395A (en) Low-voltage output circuit and semiconductor device
KR870700181A (en) High Reliability Complement Logic Circuit
KR960027331A (en) Buffer circuit and bias circuit
KR960019978A (en) Pulse generator
GB1486798A (en) Field effect transistor storage circuits
KR930003161A (en) Redundancy Circuit of Semiconductor Memory
JPH0793987A (en) Semiconductor integrated circuit device
JPS5771581A (en) Active boosting circuit
KR920003640A (en) Low Noise CMOS Driver
JPH0462497B2 (en)
KR200148585Y1 (en) High voltage input circuit