JPS5532117A - Bus controlling device - Google Patents
Bus controlling deviceInfo
- Publication number
- JPS5532117A JPS5532117A JP10460178A JP10460178A JPS5532117A JP S5532117 A JPS5532117 A JP S5532117A JP 10460178 A JP10460178 A JP 10460178A JP 10460178 A JP10460178 A JP 10460178A JP S5532117 A JPS5532117 A JP S5532117A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- control circuit
- master request
- bus master
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Bus Control (AREA)
Abstract
PURPOSE: To control bus master request signals without alteration of the configulation of a bus priority control circuit even when plural I/O units (MIOs) with the mastering function are used.
CONSTITUTION: Bus master request signal (BSRQ) from each MIO is once entered into bus control unit (BSC), bus master request signals BSRQs from plural I/O units MIOs are regulated and controlled and then controlled signals BSRQs are applied to bus priority control circuit BPC. Bus control circuit BSC equips both flip-flop circuit FF on the input side of bus master request signals and circuit LTC which latches the output of flip-flop circuit FF by means of the responce signal from bus priority control circuit BPC.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10460178A JPS5532117A (en) | 1978-08-28 | 1978-08-28 | Bus controlling device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10460178A JPS5532117A (en) | 1978-08-28 | 1978-08-28 | Bus controlling device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5532117A true JPS5532117A (en) | 1980-03-06 |
Family
ID=14384932
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10460178A Pending JPS5532117A (en) | 1978-08-28 | 1978-08-28 | Bus controlling device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5532117A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59101545U (en) * | 1982-12-24 | 1984-07-09 | 横河電機株式会社 | Common bus right management device |
JPS61109167A (en) * | 1984-11-01 | 1986-05-27 | Nec Corp | Multi-micro cpu control system |
-
1978
- 1978-08-28 JP JP10460178A patent/JPS5532117A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59101545U (en) * | 1982-12-24 | 1984-07-09 | 横河電機株式会社 | Common bus right management device |
JPS61109167A (en) * | 1984-11-01 | 1986-05-27 | Nec Corp | Multi-micro cpu control system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5532117A (en) | Bus controlling device | |
JPS5398752A (en) | Microprogram control system | |
JPS5238837A (en) | Input system | |
JPS5368940A (en) | Information transmission system | |
JPS53119638A (en) | Input-output control system of electronic computer | |
JPS5335885A (en) | Maximum speed control system | |
JPS53139941A (en) | Connection system for input and output control unit | |
JPS5258332A (en) | Data transfer system | |
JPS53118325A (en) | Control system for input/output device | |
JPS53112625A (en) | Bus occupation control system | |
JPS52133479A (en) | Plant control system | |
JPS52129332A (en) | Printing speed control system for serial priter | |
JPS53101239A (en) | Data transfer control system | |
JPS52106656A (en) | Priority control circuit | |
JPS53114628A (en) | Io interruption control system | |
JPS5416955A (en) | Computer system for process control | |
JPS5261936A (en) | Channel control system | |
JPS5426584A (en) | Tool locus recorder | |
JPS51141559A (en) | Bus control system | |
JPS5427738A (en) | Bus stall processing system | |
JPS52150944A (en) | Information transfer control unit | |
JPS52123836A (en) | Interface for responce comfirmation system | |
JPS5263041A (en) | Buffer memory invalidation control system | |
JPS52149446A (en) | Coupling system between a plural number of cpu#s and one memory unit | |
JPS52128018A (en) | Input control method of electronic equipment |