JPS55147859A - Communication controlling system - Google Patents

Communication controlling system

Info

Publication number
JPS55147859A
JPS55147859A JP5554279A JP5554279A JPS55147859A JP S55147859 A JPS55147859 A JP S55147859A JP 5554279 A JP5554279 A JP 5554279A JP 5554279 A JP5554279 A JP 5554279A JP S55147859 A JPS55147859 A JP S55147859A
Authority
JP
Japan
Prior art keywords
physical addresses
lines
addresses
scanning unit
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5554279A
Other languages
Japanese (ja)
Inventor
Motojiro Nishio
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP5554279A priority Critical patent/JPS55147859A/en
Publication of JPS55147859A publication Critical patent/JPS55147859A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)

Abstract

PURPOSE:To process a large number of lines with a small hardware, by providing a line scanning unit where double definition without fixing physical addresses on logical addresses and time division operations are possible. CONSTITUTION:Before transmission and receiving operatins, the CPU initializes physical addresses of the group of line adapters LA205. Physical addresses from the CPU which are set onto logical addresses of memories corresponding to lines in the line control part are led out by line scanning unit 204. Scanning unit 204 reads out logical addresses of memories corresponding to lines while selecting them successively even if many multiplex communication control units are connected, and unit 204 transfers physical addresses led out from them to LA205 in time division.
JP5554279A 1979-05-07 1979-05-07 Communication controlling system Pending JPS55147859A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5554279A JPS55147859A (en) 1979-05-07 1979-05-07 Communication controlling system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5554279A JPS55147859A (en) 1979-05-07 1979-05-07 Communication controlling system

Publications (1)

Publication Number Publication Date
JPS55147859A true JPS55147859A (en) 1980-11-18

Family

ID=13001595

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5554279A Pending JPS55147859A (en) 1979-05-07 1979-05-07 Communication controlling system

Country Status (1)

Country Link
JP (1) JPS55147859A (en)

Similar Documents

Publication Publication Date Title
EP0147857A3 (en) Parallel data processing system
DK642987A (en) PROCEDURE AND APPARATUS FOR DATA TRANSFER
CA2024108A1 (en) Interruption processing system in time division multiplex transmission system
JPS55147859A (en) Communication controlling system
EP0325455A3 (en) Intercommunication method and system thereof
JPS5644258A (en) Controller for network control unit
JPS5310912A (en) Two-way multiplex transmission control system
CA2008518A1 (en) Line concentration system
JPS5646351A (en) Serial interface device
JPS566551A (en) Data transfer system in decentralized control system
GB2211319B (en) Process control system.
JPS5215241A (en) Bus test control system for data processing system
JPS6079452A (en) Address assignment system for module
JPS5799057A (en) Common bus communication system
JPS56121168A (en) Common resource control system of multiple central processing unit system etc
ES2002300A6 (en) Data processing system for processing units having different throughputs.
JPS57136239A (en) Device address switching system
JPS6454559A (en) Communication control equipment
JPS57142097A (en) Remote monitor controlling device
JPS56143040A (en) Keyboard controlling system
JPS57133735A (en) Data transmission device
JPS6462046A (en) Multiple transmission equipment
JPS5664589A (en) Master station conflict control method for remote monitor control unit
JPS5643850A (en) Intermultiplexer communication control system
JPS53108249A (en) Input/output interface system