JPS55132190A - Burst signal separating circuit - Google Patents

Burst signal separating circuit

Info

Publication number
JPS55132190A
JPS55132190A JP3913379A JP3913379A JPS55132190A JP S55132190 A JPS55132190 A JP S55132190A JP 3913379 A JP3913379 A JP 3913379A JP 3913379 A JP3913379 A JP 3913379A JP S55132190 A JPS55132190 A JP S55132190A
Authority
JP
Japan
Prior art keywords
horizontal synchronizing
synchronizing signal
trailing edge
signal
variable delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3913379A
Other languages
Japanese (ja)
Other versions
JPS6136434B2 (en
Inventor
Mineo Mizukami
Tatsuo Konishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP3913379A priority Critical patent/JPS55132190A/en
Priority to US06/135,084 priority patent/US4373168A/en
Publication of JPS55132190A publication Critical patent/JPS55132190A/en
Publication of JPS6136434B2 publication Critical patent/JPS6136434B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/79—Processing of colour television signals in connection with recording
    • H04N9/87—Regeneration of colour television signals
    • H04N9/89—Time-base error compensation
    • H04N9/896—Time-base error compensation using a digital memory with independent write-in and read-out clock generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Processing Of Color Television Signals (AREA)

Abstract

PURPOSE:To separate a burst signal without any error by comparing the trailing edge of a horizontal synchronizing signal with the output signal of a variable delay circuit and by bringing the variable delay circuit under the control of the error signal. CONSTITUTION:Pulses 36 gated from the trailing edge of horizontal synchronizing signal 32 separated from input picture 11 are integrated by integrating circuit 37 to control variable delay pulse generating circuit 33, thereby gatting the trailing edge of the horizontal synchronizing signal with accuracy all the time. On the other hand, even when the horizontal synchronizing signal varies in width, the trailing edge of the horizontal synchronizing signal is gated with accuracy at anytime.
JP3913379A 1979-03-30 1979-03-30 Burst signal separating circuit Granted JPS55132190A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP3913379A JPS55132190A (en) 1979-03-30 1979-03-30 Burst signal separating circuit
US06/135,084 US4373168A (en) 1979-03-30 1980-03-28 Digital time-base corrector having a wide correction range

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3913379A JPS55132190A (en) 1979-03-30 1979-03-30 Burst signal separating circuit

Publications (2)

Publication Number Publication Date
JPS55132190A true JPS55132190A (en) 1980-10-14
JPS6136434B2 JPS6136434B2 (en) 1986-08-18

Family

ID=12544598

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3913379A Granted JPS55132190A (en) 1979-03-30 1979-03-30 Burst signal separating circuit

Country Status (1)

Country Link
JP (1) JPS55132190A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6391924U (en) * 1986-12-05 1988-06-14

Also Published As

Publication number Publication date
JPS6136434B2 (en) 1986-08-18

Similar Documents

Publication Publication Date Title
JPS55132190A (en) Burst signal separating circuit
JPS5634267A (en) Synchronizing circuit
JPS5714259A (en) Vertical synchronizing signal separation circuit
JPS51140513A (en) Color burst signal extracting circuit
JPS5466759A (en) Pulse delay circuit
JPS5382152A (en) Sampling circuit
JPS5648789A (en) Processor for video signal
JPS5754431A (en) Test system
JPS5430770A (en) D-a converter
JPS57106286A (en) Reproducer for picture data signal
JPS52143077A (en) Polar value arrival detector
JPS56119578A (en) Digital type vertical synchronizing circuit
JPS57131173A (en) Horizontal synchronizing signal generating device
JPS5246871A (en) Device for measurement of automatic phase discriminating allowance
JPS55118248A (en) Timing extracting circuit
JPS5352320A (en) Output control circuit
JPS5286758A (en) High accurate digital delay circuit
JPS52124848A (en) Digital phase detection circuit
JPS5427724A (en) Burst control oscillator
JPS5376621A (en) Burst gate pulse generation circuit
JPS5387617A (en) Digital signal regnerative repeating unit
JPS5676634A (en) Counting circuit
JPS5347748A (en) Pulse doppler filter circuit
JPS5210624A (en) Index system color tv receiving set
JPS55135310A (en) Video-head switching signal supply circuit