JPS55124348A - Fsk demodulator circuit - Google Patents
Fsk demodulator circuitInfo
- Publication number
- JPS55124348A JPS55124348A JP3153079A JP3153079A JPS55124348A JP S55124348 A JPS55124348 A JP S55124348A JP 3153079 A JP3153079 A JP 3153079A JP 3153079 A JP3153079 A JP 3153079A JP S55124348 A JPS55124348 A JP S55124348A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- divider
- output
- circuit
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/10—Frequency-modulated carrier systems, i.e. using frequency-shift keying
- H04L27/14—Demodulator circuits; Receiver circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
PURPOSE:To omit the frequency control by delivering the control signals according to intervals of the synchronous pulses synchronized with the modulation signals and then delivering the demodulation signals via the control signals. CONSTITUTION:With push of a certain key, transmission signal RS and signal SD received the pulse modulation based on the key input are transmitted through control circuit 1. Signal SD varies the division ratio of divider 3. The output of divider 3 is supplied to terminal CK of FF4 to deliver the rectangular waveform groups of different cycles according to signal SD. The output of FF4 is converted into the sine wave through waveform shaping circuit 5 via AND gate 13 to obtain FSK modulation signal FS which is then delivered through speaker SP. At the same time, this output signal FS is transmitted to be supplied to mike MIC. Waveform shaping circuit 9 generates pulse signal AP which is synchronized with signal FS. Reception signal generating circuit 11 influences divider 3 to give division to the frequency of circuit 2. On the other hand, output pulse SP of synchronous pulse generating circuit 10 resets divider 3 and FF4 to be then supplied to terminal CK of FF12. Then demodulation signal RD is obtained through FF12.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3153079A JPS55124348A (en) | 1979-03-16 | 1979-03-16 | Fsk demodulator circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3153079A JPS55124348A (en) | 1979-03-16 | 1979-03-16 | Fsk demodulator circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55124348A true JPS55124348A (en) | 1980-09-25 |
Family
ID=12333745
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3153079A Pending JPS55124348A (en) | 1979-03-16 | 1979-03-16 | Fsk demodulator circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55124348A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59133760A (en) * | 1983-01-20 | 1984-08-01 | Clarion Co Ltd | Fsk demodulation circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5221758A (en) * | 1975-08-11 | 1977-02-18 | Sanyo Electric Co Ltd | Fs signal demodulation circuit |
-
1979
- 1979-03-16 JP JP3153079A patent/JPS55124348A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5221758A (en) * | 1975-08-11 | 1977-02-18 | Sanyo Electric Co Ltd | Fs signal demodulation circuit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59133760A (en) * | 1983-01-20 | 1984-08-01 | Clarion Co Ltd | Fsk demodulation circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SE7705875L (en) | MULTI-CHANNEL SYSTEM | |
ES386198A1 (en) | Radio receiver for single sideband reception | |
GB651088A (en) | Electric pulse communication system | |
GB638346A (en) | Improvements relating to receiving systems for modulated electric pulses | |
ES422597A1 (en) | Method and apparatus for amplifying signal transmission through transmission lines | |
GB1452433A (en) | Communication system incorporating signal delay | |
JPS55124348A (en) | Fsk demodulator circuit | |
FR2313827A1 (en) | Binary elements train transmission system - has simple means of synchronising receiver timer, this timer having multiphase circuit | |
GB642097A (en) | Improvements in or relating to signal transmission systems | |
JPS51142206A (en) | Digitally indicated radio receiver with digital clock | |
JPS5372410A (en) | Signal transmission system | |
JPS53131815A (en) | Phase linear type emphasizer | |
JPS5249717A (en) | Secondary carrier wave superposition pcm-im transmission system | |
JPS5494266A (en) | Pulse modulation system | |
JPS5218154A (en) | Frequency addition circuit | |
GB924647A (en) | An arrangement comprising apparatus for the sending and receiving of information by phase shift carrier transmission | |
JPS55146064A (en) | Transmission beam former | |
SU580521A1 (en) | Frequency-modulated signal pulse frequency deviation meter | |
JPS51117513A (en) | General repeating system | |
JPS5274788A (en) | Transmitter of remote operating device | |
JPS5694858A (en) | Pulse duration time-division multiplex transmitter | |
JPS51146847A (en) | Telephone transmitting system of electro-cardgraphic signals including pace maker pulse | |
JPS541772A (en) | Remote control system | |
JPS5248905A (en) | Head phone unit | |
JPS5435611A (en) | Signal separation circuit |