JPS55123719A - Data input circuit - Google Patents
Data input circuitInfo
- Publication number
- JPS55123719A JPS55123719A JP3089279A JP3089279A JPS55123719A JP S55123719 A JPS55123719 A JP S55123719A JP 3089279 A JP3089279 A JP 3089279A JP 3089279 A JP3089279 A JP 3089279A JP S55123719 A JPS55123719 A JP S55123719A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- data
- reset
- stage
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To input multi-input signals effectively by holding input signals until the completion of processing operations and by resetting preceding data when a prescribed-width notification is received.
CONSTITUTION: This circuit is constituted by adding an automatic reset circuit and a data coming signal gate C to data holding circuits 21W2n. The reset circuit is equipped with FF,D and drives the T terminal of FF,D when coming signal P1 is outputted to a processing unit. At this time, data obtained by OR between the signal output of circuit 21W2n and gate E is written to the terminal of FF,D and is connected to the reset terminal of FF,D. When data comes, a pules is outputted from the preceding-stage FF of circuits 21W2n is outputted and becomes a notification signal and becomes a timing pulse simultaneously to operate OR among the OR output of the succeeding-stage FF, read processing completion signal P2, and gate F and reset the succeeding-stage FF by reset signal P3. Therefore, FF,D generates a differential pulse for data coming. Though the succeeding-stage FF is set for data signal 0→1, a new signal is held because the reset signal precedes this set.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3089279A JPS55123719A (en) | 1979-03-15 | 1979-03-15 | Data input circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3089279A JPS55123719A (en) | 1979-03-15 | 1979-03-15 | Data input circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55123719A true JPS55123719A (en) | 1980-09-24 |
Family
ID=12316368
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3089279A Pending JPS55123719A (en) | 1979-03-15 | 1979-03-15 | Data input circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55123719A (en) |
-
1979
- 1979-03-15 JP JP3089279A patent/JPS55123719A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1494155A (en) | Signal processing circuit | |
JPS5399718A (en) | Signal state detector circuit | |
JPS56163567A (en) | Control circuit for consecutive data block address | |
JPS54143110A (en) | Pcm signal tape cutting device | |
JPS55123719A (en) | Data input circuit | |
JPS5472020A (en) | Time code reader | |
HUT36628A (en) | Method and circuit arrangemenet for restoring the decesive time interval of periodic signal | |
JPS53120512A (en) | Digital signal processing unit | |
JPS5654612A (en) | Muting control circuit for reproducer of pcm signal | |
JPS55151851A (en) | Signal blocking device | |
JPS5673946A (en) | Loop constituting system for data transmission system | |
JPS5261743A (en) | Protective relay equipment | |
JPS605653A (en) | Character reproducing circuit | |
SU1211740A1 (en) | Interface for linking using equipment with communication channel | |
JPS5787232A (en) | Input signal reading circuit | |
JPS57194378A (en) | Test circuit of electronic clock | |
JPS55112028A (en) | Pulse detector circuit | |
JPS5610753A (en) | Buffer control system | |
KR900009356Y1 (en) | Jitter absorbing circuit in tape recorder | |
SU1389008A2 (en) | Device for receiving bipulsed signal | |
SU1173533A1 (en) | Apparatus for suppressing noise in digital signal | |
JPS545353A (en) | Automatic transaction device | |
JPS5689144A (en) | Asynchronous type data receiving device | |
JPS5489714A (en) | Data detector | |
JPS53118108A (en) | Pcm signal processor |