JPS55115134A - Screen inversion system in graphic display - Google Patents

Screen inversion system in graphic display

Info

Publication number
JPS55115134A
JPS55115134A JP2088179A JP2088179A JPS55115134A JP S55115134 A JPS55115134 A JP S55115134A JP 2088179 A JP2088179 A JP 2088179A JP 2088179 A JP2088179 A JP 2088179A JP S55115134 A JPS55115134 A JP S55115134A
Authority
JP
Japan
Prior art keywords
readout
address
game
written
picture
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2088179A
Other languages
Japanese (ja)
Other versions
JPS64712B2 (en
Inventor
Kazuo Okada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Universal KK
Original Assignee
Universal KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Universal KK filed Critical Universal KK
Priority to JP2088179A priority Critical patent/JPS55115134A/en
Publication of JPS55115134A publication Critical patent/JPS55115134A/en
Publication of JPS64712B2 publication Critical patent/JPS64712B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Digital Computer Display Output (AREA)

Abstract

PURPOSE: To enable to perform the game from the inside of the table by inverting the screen, through the inversion of readout picture from the least significant bit, in the readout at parallel serial conversion circuit.
CONSTITUTION: CPU3 sequentially executes the program of TV game written in ROM1 to control giving and receiving data with the CPU decode section 4. Further, in case of write-in, the data of picture pattern is written in the desired address of picture pattern is written in the desired address of display RAM6 with the address signal from the decode section 4 and in case of readout, addressing is made with the address signal from the timing module 8. Further, the address of the dispaly RAM address counter 13 is inverted with the inversion signal W from the decode 4 picture inversion is made by the readout from the least significant bit for the readout at the parallel-serial conversion circuit 7. Thus, the screen can be inverted and game can be made from the inside of the table.
COPYRIGHT: (C)1980,JPO&Japio
JP2088179A 1979-02-26 1979-02-26 Screen inversion system in graphic display Granted JPS55115134A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2088179A JPS55115134A (en) 1979-02-26 1979-02-26 Screen inversion system in graphic display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2088179A JPS55115134A (en) 1979-02-26 1979-02-26 Screen inversion system in graphic display

Publications (2)

Publication Number Publication Date
JPS55115134A true JPS55115134A (en) 1980-09-04
JPS64712B2 JPS64712B2 (en) 1989-01-09

Family

ID=12039527

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2088179A Granted JPS55115134A (en) 1979-02-26 1979-02-26 Screen inversion system in graphic display

Country Status (1)

Country Link
JP (1) JPS55115134A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60233689A (en) * 1984-05-04 1985-11-20 松下電器産業株式会社 Image memory unit
JPS6180288A (en) * 1984-09-28 1986-04-23 横河電機株式会社 Image display unit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5495125A (en) * 1978-01-13 1979-07-27 Hitachi Ltd Display device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5495125A (en) * 1978-01-13 1979-07-27 Hitachi Ltd Display device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60233689A (en) * 1984-05-04 1985-11-20 松下電器産業株式会社 Image memory unit
JPS6180288A (en) * 1984-09-28 1986-04-23 横河電機株式会社 Image display unit

Also Published As

Publication number Publication date
JPS64712B2 (en) 1989-01-09

Similar Documents

Publication Publication Date Title
JPS52116025A (en) Sectional display control system in display picture
JPS53148232A (en) Arithmetic system for image data matrix
JPS5454531A (en) Crt display unti
JPS55115134A (en) Screen inversion system in graphic display
JPS5661087A (en) Control system for dynamic memory
JPS54129830A (en) Data display unit
JPS53148234A (en) High-speed multiplication and division system between image data
JPS5583928A (en) Character process system
JPS5467337A (en) Video memory unit
JPS5545246A (en) Information receiving unit
JPS54149520A (en) Dispaly unit
JPS5547537A (en) Display device
JPS54139428A (en) Picture element data generation circuit
JPS54137931A (en) Picture display unit
JPS53118939A (en) Display unit
JPS54154225A (en) Display unit
JPS5219029A (en) Figure display
JPS5576439A (en) Display unit
JPS6490493A (en) Screen display for character display
JPS54139427A (en) Pattern generation circuit
JPS54114129A (en) Display control unit
JPS54150928A (en) Display unit
JPS54139433A (en) Decision system for end of writing
JPS5494251A (en) Operation unit for two dimensional orthogonal conversion
JPS5582349A (en) Display control system