JPS55112625A - Digital input circuit - Google Patents
Digital input circuitInfo
- Publication number
- JPS55112625A JPS55112625A JP1974179A JP1974179A JPS55112625A JP S55112625 A JPS55112625 A JP S55112625A JP 1974179 A JP1974179 A JP 1974179A JP 1974179 A JP1974179 A JP 1974179A JP S55112625 A JPS55112625 A JP S55112625A
- Authority
- JP
- Japan
- Prior art keywords
- phc25
- contact
- input
- signal
- phc23
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Input From Keyboards Or The Like (AREA)
Abstract
PURPOSE: To reduce the number of PHCs, by dividing the input signal into a plurality of groups, providing the photo couplers PHC common to each group and the scanning circuit in series connection with the input signal, and selective scanning via PHCs.
CONSTITUTION: The input contact 21 is sequentially scanned with the signal selection PHC23 and the photo diode of input PHC25 is driven via the diode 24. In case of non-selection, since the signal selection pulses CP1...CPm are all O and PHC23 is off, no current flows to PHC25 even with the contact 21 closed. At signal read-in, when the pulses CP1...CPm are sequentially 1, PHC23 is ON. IF the contact 21 is closed, current flows to the diode of PHC25, the output of PHC25 is 1, and the information of the contact 21 is read in the register 22 with the read-in pulse CP0 to the register 22. With this constitution, the number of PHCs can be reduced and the connections between the CPU and input circuits can be reduced.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1974179A JPS55112625A (en) | 1979-02-23 | 1979-02-23 | Digital input circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1974179A JPS55112625A (en) | 1979-02-23 | 1979-02-23 | Digital input circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55112625A true JPS55112625A (en) | 1980-08-30 |
Family
ID=12007752
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1974179A Pending JPS55112625A (en) | 1979-02-23 | 1979-02-23 | Digital input circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55112625A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58155446A (en) * | 1982-03-12 | 1983-09-16 | Oki Electric Ind Co Ltd | Signal input device |
JPS60252936A (en) * | 1984-05-29 | 1985-12-13 | Fanuc Ltd | Loadable and unloadable system of signal input and picture display device |
JPS62195802U (en) * | 1986-05-30 | 1987-12-12 |
-
1979
- 1979-02-23 JP JP1974179A patent/JPS55112625A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58155446A (en) * | 1982-03-12 | 1983-09-16 | Oki Electric Ind Co Ltd | Signal input device |
JPH0147825B2 (en) * | 1982-03-12 | 1989-10-17 | Oki Electric Ind Co Ltd | |
JPS60252936A (en) * | 1984-05-29 | 1985-12-13 | Fanuc Ltd | Loadable and unloadable system of signal input and picture display device |
JPS62195802U (en) * | 1986-05-30 | 1987-12-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960703289A (en) | Dual Latch Clock Level-Sensitive Scan Design and Its Control Method (DUAL LATCH CLOCKED LSSD AND METHOD) | |
DE3687407D1 (en) | Logical circuit with interconnected multi-port flip-flops. | |
JPS57141779A (en) | Character cutout system | |
JPS5510618A (en) | Character reader | |
JPS5523501A (en) | Shift operation unit | |
EP0895356A3 (en) | Signal change detection circuit | |
EP0017091A1 (en) | Two-mode-shift register/counter device | |
ATE195190T1 (en) | OPTOELECTRONIC BARRIER | |
JPS6424504A (en) | Logic circuit device | |
GB1378422A (en) | Optical scanning apparatus | |
JPS55112625A (en) | Digital input circuit | |
JPS56120226A (en) | Pulse generator | |
JPS5633769A (en) | Control method for writing to buffer memory device | |
JPS54114918A (en) | Line density selection system for reader for video information | |
JPS563449A (en) | Program retrieving device | |
KR850006088A (en) | Gate Circuit for Microcomputer System | |
JPS6320952A (en) | Line type image sensor | |
JPS54107629A (en) | Key input unit | |
JPS5647802A (en) | Analog output device | |
SU1015404A1 (en) | Photoelectric reading device | |
JPS5591064A (en) | Recording device | |
ATE89091T1 (en) | MULTIVALUE ALE. | |
JPS5587213A (en) | Addressing digital input device | |
JPS6259461A (en) | Bipolar type image sensor intergrated circuit | |
JPS55146057A (en) | Level detecting circuit |