JPS5464432A - Memory drive circuit - Google Patents

Memory drive circuit

Info

Publication number
JPS5464432A
JPS5464432A JP13134277A JP13134277A JPS5464432A JP S5464432 A JPS5464432 A JP S5464432A JP 13134277 A JP13134277 A JP 13134277A JP 13134277 A JP13134277 A JP 13134277A JP S5464432 A JPS5464432 A JP S5464432A
Authority
JP
Japan
Prior art keywords
phase
write
clock
circuit
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13134277A
Other languages
Japanese (ja)
Other versions
JPS6143914B2 (en
Inventor
Kunihiko Mototani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP13134277A priority Critical patent/JPS5464432A/en
Publication of JPS5464432A publication Critical patent/JPS5464432A/en
Publication of JPS6143914B2 publication Critical patent/JPS6143914B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 

Landscapes

  • Television Signal Processing For Recording (AREA)
  • Television Systems (AREA)
  • Static Random-Access Memory (AREA)
  • Synchronizing For Television (AREA)

Abstract

PURPOSE:To avoid malfunction, by providing overlapped part timingly between the phase comparison reference signals of a plurality, discriminating the phase of write- in clock with this signal, and driving the address and write-in register with the selection of clocks different in the phases. CONSTITUTION:In the memory driving circuit performing the memory readout and write-in with different synchronism, RAM 4 connected to the multiplexer 11 providing timingly duplicated part between the phase reference signals of a plurality is provided. Further, the readout clock generating circuit 13 discriminating the phase of the write-in clock with the output signal of RAM 4 and the phase discrimination circuit 15 selecting one clock out of the clocks of a plurality different in phase using the phase discrimination signal of the circuit 13, are provided, and the address register 10 and the write-in register 3 are driven with the clock selected with the circuit 15.
JP13134277A 1977-10-31 1977-10-31 Memory drive circuit Granted JPS5464432A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13134277A JPS5464432A (en) 1977-10-31 1977-10-31 Memory drive circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13134277A JPS5464432A (en) 1977-10-31 1977-10-31 Memory drive circuit

Publications (2)

Publication Number Publication Date
JPS5464432A true JPS5464432A (en) 1979-05-24
JPS6143914B2 JPS6143914B2 (en) 1986-09-30

Family

ID=15055690

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13134277A Granted JPS5464432A (en) 1977-10-31 1977-10-31 Memory drive circuit

Country Status (1)

Country Link
JP (1) JPS5464432A (en)

Also Published As

Publication number Publication date
JPS6143914B2 (en) 1986-09-30

Similar Documents

Publication Publication Date Title
CH626498B (en) INPUT SWITCH FOR AN ELECTRONIC WRISTWATCH.
GB1533106A (en) Electronic timepiece
JPS53117320A (en) Synthesizer for picture signal
CA993056A (en) Pulse transforming circuit arrangements using a clock pulse responsive delayed inverter means
JPS6452280A (en) Memory circuit
JPS52101930A (en) Cathode-ray tube display unit
JPS5464432A (en) Memory drive circuit
JPS53117342A (en) Memory unit
JPS5487053A (en) Multi-phase signal generator
JPS54111878A (en) Multiwavelength spectrophotometer
JPS551556A (en) Multifunctional electronic watch
JPS53126229A (en) Memory unit
FR2331204A1 (en) Pulse frequency multiplier for controlling supply circuit - has clock signals counted between input pulses and held in buffer memory
JPS5336105A (en) Synchronous circuit connecting system
JPS5634267A (en) Synchronizing circuit
JPS5450364A (en) Time meter with information displaying function
JPS5450225A (en) Sampling pulse generator
JPS6490611A (en) Waveform generator
RU1791833C (en) Device for isolation of elements of images of mobile objects
SU1683006A1 (en) Device for dividing by two serial codes of "gold" proportion
JPS56138366A (en) Video signal switching device
SU869004A1 (en) Pulse delay device
JPS52142521A (en) Timing signal generator for copying machine
JPS5373047A (en) Generation circuit for timing signal
JPS5484903A (en) Wave shape unit