JPS5450289A - Multi-gradation image display device - Google Patents

Multi-gradation image display device

Info

Publication number
JPS5450289A
JPS5450289A JP11640577A JP11640577A JPS5450289A JP S5450289 A JPS5450289 A JP S5450289A JP 11640577 A JP11640577 A JP 11640577A JP 11640577 A JP11640577 A JP 11640577A JP S5450289 A JPS5450289 A JP S5450289A
Authority
JP
Japan
Prior art keywords
signal
circuit
processor
video signal
line memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11640577A
Other languages
Japanese (ja)
Inventor
Nobutoshi Gako
Yasukuni Yamane
Chuji Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP11640577A priority Critical patent/JPS5450289A/en
Publication of JPS5450289A publication Critical patent/JPS5450289A/en
Pending legal-status Critical Current

Links

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)

Abstract

PURPOSE:To lower cost and make the device suitable for versatile image display devices for home by subsequently scanning the entire part of the screen with a linear sequential scanning system and applying the digital moving picture display signal having undergone A-D conversion of TV receiving signal and the digital data from processor to a common line memory. CONSTITUTION:The signal from a composite video signal input terminal 6 such as of TV receiver, VTR, etc. is separated to video signal and synchronizing signal in a signal separator circuit 7 and the video signal is applied to a signal processing circuit 8 and the synchronizing signal to a timing control circuit 9. This circuit 8, having been constituted by a sample holding circuit and an A-D converter, sends the digitally converted signal to a changeover circuit 10. On the other hand, the image output signal of the processor 11 is also applied to the circuit 10 and the synchronizing signal from the processor 11 is applied to the circuit 9. With such constittion, the circuit 10 is selectively changed over and these signals are applied to the matrix display panel 16 to which X-Y electrode driving circuits 14, 15 are connected through a line memory 12 and a display signal generating circuit 13.
JP11640577A 1977-09-27 1977-09-27 Multi-gradation image display device Pending JPS5450289A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11640577A JPS5450289A (en) 1977-09-27 1977-09-27 Multi-gradation image display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11640577A JPS5450289A (en) 1977-09-27 1977-09-27 Multi-gradation image display device

Publications (1)

Publication Number Publication Date
JPS5450289A true JPS5450289A (en) 1979-04-20

Family

ID=14686227

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11640577A Pending JPS5450289A (en) 1977-09-27 1977-09-27 Multi-gradation image display device

Country Status (1)

Country Link
JP (1) JPS5450289A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6095771U (en) * 1983-12-05 1985-06-29 カシオ計算機株式会社 Panel type image display device
JPH02149889A (en) * 1988-11-30 1990-06-08 Sharp Corp Driving method for display device
JPH0569786U (en) * 1992-09-11 1993-09-21 カシオ計算機株式会社 Image display
CN109195749A (en) * 2016-07-08 2019-01-11 创技股份有限公司 Grind material

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5068419A (en) * 1973-10-19 1975-06-07
JPS5248430A (en) * 1975-10-16 1977-04-18 Matsushita Electric Ind Co Ltd Tv receiver
JPS5276897A (en) * 1975-12-23 1977-06-28 Hitachi Ltd Half tone picture display device using liquid crystal matrix panel

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5068419A (en) * 1973-10-19 1975-06-07
JPS5248430A (en) * 1975-10-16 1977-04-18 Matsushita Electric Ind Co Ltd Tv receiver
JPS5276897A (en) * 1975-12-23 1977-06-28 Hitachi Ltd Half tone picture display device using liquid crystal matrix panel

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6095771U (en) * 1983-12-05 1985-06-29 カシオ計算機株式会社 Panel type image display device
JPH0353273Y2 (en) * 1983-12-05 1991-11-20
JPH02149889A (en) * 1988-11-30 1990-06-08 Sharp Corp Driving method for display device
US6127993A (en) * 1988-11-30 2000-10-03 Sharp Kabushiki Kaisha Method and apparatus for driving display device
JPH0569786U (en) * 1992-09-11 1993-09-21 カシオ計算機株式会社 Image display
CN109195749A (en) * 2016-07-08 2019-01-11 创技股份有限公司 Grind material

Similar Documents

Publication Publication Date Title
CA2018880A1 (en) Scanning line number converting device for video signal, and down-converter and picture-in-picture tv receiver using the same
MY109780A (en) Television receiver
CA2010688A1 (en) Fast response picture-in-picture circuitry
JPS57111176A (en) Television picture receiver
KR900017293A (en) Audio and video switching device
FR2485846B1 (en)
KR920019194A (en) Image display device
EP0371677A3 (en) Image signal processing apparatus
MY105963A (en) Television apparatus with picture in picture processing
JPS5450289A (en) Multi-gradation image display device
KR910011037A (en) Automatic picture quality adjustment television
JPS5773578A (en) Television receiver
KR950010615A (en) Screen generator for wide TV receiver
JPS55153484A (en) Interlace correction circuit for two screen television receiver
JPS57111192A (en) Television image pickup system
JPS54134515A (en) Television standard-system converter
JPS574662A (en) Television picture receiver
JPS5755670A (en) Video display device
JPS6447194A (en) Image pickup device
JPS55130272A (en) Deflecting circuit device
GB1019811A (en) Improvements in and relating to the conversion of television signals from one standard to another
KR890003217A (en) Image input device
FR2306485A1 (en) Electronic processor unit coupled to TV receiver - uses memory to display stored data on illuminated grid screen
JPS6135473U (en) television receiver
KR910021139A (en) Teletext Screen PiP Devices on TV Receivers