JPS5443634A - Memory erasing method - Google Patents
Memory erasing methodInfo
- Publication number
- JPS5443634A JPS5443634A JP11027077A JP11027077A JPS5443634A JP S5443634 A JPS5443634 A JP S5443634A JP 11027077 A JP11027077 A JP 11027077A JP 11027077 A JP11027077 A JP 11027077A JP S5443634 A JPS5443634 A JP S5443634A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- erasing
- power supply
- fixed time
- erasing voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
- G11C16/16—Circuits for erasing electrically, e.g. erase voltage switching circuits for erasing blocks, e.g. arrays, words, groups
Abstract
PURPOSE:Several memory integrated-circuits are grouped into one or more, one common erasing power supply is connected to each group via a switching method, and an erasing voltage is applied while giving a fixed time delay to each group, thereby erasing several memories in a short time with a small-capacity power supply. CONSTITUTION:Applying an erasing voltage avalanche-injects memory erasing charge into memory cells, thereby erasing memory contents. In this method mentioned above, the memory of the integrated-circuit is divided into memory groups M1, M2...Mn which power supply PS is able to supply an erasing voltage. Then, power supply PS is connected via relay contacts C1, C2...Cn which correspond to memory groups M1, M2...Mn respectively. Those relay contacts C1, C2...Cn are closed by connection control circuit CK being delayed respectively by a fixed time, thereby applying sequentially an erasing voltage to memory groups M1, M2...Mn with a fixed time difference.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11027077A JPS5443634A (en) | 1977-09-13 | 1977-09-13 | Memory erasing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11027077A JPS5443634A (en) | 1977-09-13 | 1977-09-13 | Memory erasing method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5443634A true JPS5443634A (en) | 1979-04-06 |
JPS5744996B2 JPS5744996B2 (en) | 1982-09-25 |
Family
ID=14531418
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11027077A Granted JPS5443634A (en) | 1977-09-13 | 1977-09-13 | Memory erasing method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5443634A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100474073B1 (en) * | 1997-11-28 | 2005-06-29 | 주식회사 하이닉스반도체 | Flash memory device and its data erasing method |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS644899U (en) * | 1987-06-26 | 1989-01-12 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4874128A (en) * | 1971-12-29 | 1973-10-05 | ||
JPS50109636A (en) * | 1974-01-29 | 1975-08-28 |
-
1977
- 1977-09-13 JP JP11027077A patent/JPS5443634A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4874128A (en) * | 1971-12-29 | 1973-10-05 | ||
JPS50109636A (en) * | 1974-01-29 | 1975-08-28 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100474073B1 (en) * | 1997-11-28 | 2005-06-29 | 주식회사 하이닉스반도체 | Flash memory device and its data erasing method |
Also Published As
Publication number | Publication date |
---|---|
JPS5744996B2 (en) | 1982-09-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA985372A (en) | Lead-acid battery test method | |
CA945604A (en) | Electrode boiler with fixed power electrodes and movable transfer electrodes for control | |
GB1256080A (en) | Improvements in or relating to a gas discharge device | |
CA1012192A (en) | Circuit breaker with spring closing means and pawl and rachet spring charging means | |
GB1536374A (en) | Programmable logic circuits | |
CA977826A (en) | Iron electrode for alkaline cells | |
AU518099B2 (en) | Improving solar cell open circuit voltage | |
JPS5443634A (en) | Memory erasing method | |
CA951377A (en) | Moo3 cathodic electrode and organic electrolyte cell employing same | |
JPS5220732A (en) | Memory circuit | |
AU471701B2 (en) | Timing and control apparatus for sequentially activating electrical circuits | |
CA979069A (en) | Voltage margining control circuit for program controlled power supplies | |
JPS5427333A (en) | Memory element | |
JPS54965A (en) | Voltage clamp circuit | |
JPS5310936A (en) | Memory and its applying method | |
JPS5235841A (en) | Constant current cell utilizing enzyme electrode | |
JPS53125074A (en) | Pulse waveform generator | |
CA1004747A (en) | Plasma cell voltage control circuit | |
JPS5475233A (en) | Memory controller | |
AU508984B1 (en) | Flat alkaline cell | |
SU1081805A2 (en) | Binary counter with nonvolatile information | |
ES426271A1 (en) | Battery of primary cells | |
JPS52153655A (en) | Gate circuit for thyristor | |
JPS53110337A (en) | Data write method for non-volatile memory array | |
JPS5278458A (en) | Light control device |