JPS54160145A - Channel device - Google Patents
Channel deviceInfo
- Publication number
- JPS54160145A JPS54160145A JP6881178A JP6881178A JPS54160145A JP S54160145 A JPS54160145 A JP S54160145A JP 6881178 A JP6881178 A JP 6881178A JP 6881178 A JP6881178 A JP 6881178A JP S54160145 A JPS54160145 A JP S54160145A
- Authority
- JP
- Japan
- Prior art keywords
- storage
- writing
- buffer
- data
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To secure the correction for the buffer counter by carrying out the writing to the buffer storage once more than the designated transfer byte number.
CONSTITUTION: The following units are provided: buffer storage 2; buffer counter 4, 5 and 6-1 to show the effective step number of storage 2; flag FF1-3 and 3-2 to show the reception of the data from the input/output device; and control logic 1-4, 6-2 and 3-3 to perform the writing of the data into storage 2 via setting of each flag FF. And when the end of the data transfer is detected between the channel device and the input/output device, FF1-3 and 3-2 are set. For this purpose, codntrol logic 1-4 and 3-3 are installed. Then FF1-3 and 3-2 are set when the data transfer ends, and thereafter the writing is given to storage 2 in the same sequence as the normal one. Thus, the correction is possible for counter 4,5 and 6-1.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6881178A JPS6016656B2 (en) | 1978-06-09 | 1978-06-09 | channel device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6881178A JPS6016656B2 (en) | 1978-06-09 | 1978-06-09 | channel device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54160145A true JPS54160145A (en) | 1979-12-18 |
JPS6016656B2 JPS6016656B2 (en) | 1985-04-26 |
Family
ID=13384460
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6881178A Expired JPS6016656B2 (en) | 1978-06-09 | 1978-06-09 | channel device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6016656B2 (en) |
-
1978
- 1978-06-09 JP JP6881178A patent/JPS6016656B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6016656B2 (en) | 1985-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS545637A (en) | Communication control unit | |
JPS54160145A (en) | Channel device | |
JPS53126828A (en) | Storage control unit | |
JPS5373927A (en) | Replacing system of intermediate buffer memory | |
JPS5363935A (en) | Memory address control system | |
JPS53115129A (en) | Time axis correcting device | |
JPS5442937A (en) | Data input system | |
JPS54161854A (en) | Input/output control system for information processor | |
JPS54531A (en) | Channel control system | |
JPS526032A (en) | Main storage control unit | |
JPS5429534A (en) | Adding system of optional functions to composite terminal | |
JPS5339032A (en) | Branch control system | |
JPS52106642A (en) | Data transfer unit | |
JPS52133734A (en) | Data processing unit | |
JPS52101935A (en) | Data transmission method | |
JPS53101234A (en) | Address converting device | |
JPS5394142A (en) | Input/output control system | |
JPS5697126A (en) | Data buffer controling system | |
JPS53114620A (en) | Data transfer control system | |
JPS52139335A (en) | Input data preference system for cash register | |
JPS5517840A (en) | Data transfer system | |
JPS51150931A (en) | Priority order setting unit | |
JPS5393740A (en) | Data input/output device | |
JPS5318932A (en) | Program module coupling system | |
JPS5336404A (en) | Information transfer system |