JPS54136227A - Matrix panel display unit - Google Patents

Matrix panel display unit

Info

Publication number
JPS54136227A
JPS54136227A JP4465578A JP4465578A JPS54136227A JP S54136227 A JPS54136227 A JP S54136227A JP 4465578 A JP4465578 A JP 4465578A JP 4465578 A JP4465578 A JP 4465578A JP S54136227 A JPS54136227 A JP S54136227A
Authority
JP
Japan
Prior art keywords
display
original
signal
panel
sampling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4465578A
Other languages
Japanese (ja)
Inventor
Masaru Yamano
Sakuro Kuroda
Hiroshi Yonei
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP4465578A priority Critical patent/JPS54136227A/en
Publication of JPS54136227A publication Critical patent/JPS54136227A/en
Pending legal-status Critical Current

Links

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)

Abstract

PURPOSE:To give the zoom effect and to perform the display with high resolution, by displaying the entire or a part of the original picture with sampling, in the unit in which the number of the light emitting elements constituting the video elements is less than the number of the video elements constituting the original video signal. CONSTITUTION:In the display unit in which the number of the light emitting elements constituting the matrix panel MP is less than the number of video elements of the original video signal, the timing of the sampling pulse Sc of the clock pulse generating circuit Sc fed to the sampling hold circuit SPH of the AD conversion circuit AD is controlled to set the leading edge of the horizontal direction display by the panel MP of picture specified with the original picture. Moreover, the preset pulse of the horizonal synchronous signal counter H for shift pulse generation of vertical scanning signal is formed. The display leading edge of the panel MP is set by delaying the delay amount of the vertical synchronizing signal separated with the synchronous separation SYS from the original video signal with the scan pulse generating circuit SG.
JP4465578A 1978-04-14 1978-04-14 Matrix panel display unit Pending JPS54136227A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4465578A JPS54136227A (en) 1978-04-14 1978-04-14 Matrix panel display unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4465578A JPS54136227A (en) 1978-04-14 1978-04-14 Matrix panel display unit

Publications (1)

Publication Number Publication Date
JPS54136227A true JPS54136227A (en) 1979-10-23

Family

ID=12697454

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4465578A Pending JPS54136227A (en) 1978-04-14 1978-04-14 Matrix panel display unit

Country Status (1)

Country Link
JP (1) JPS54136227A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02176695A (en) * 1988-12-28 1990-07-09 Matsushita Electric Ind Co Ltd Display device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4924627A (en) * 1972-07-03 1974-03-05
JPS5216271A (en) * 1975-07-29 1977-02-07 Seiko Instr & Electronics Ltd Portable electronic watch

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4924627A (en) * 1972-07-03 1974-03-05
JPS5216271A (en) * 1975-07-29 1977-02-07 Seiko Instr & Electronics Ltd Portable electronic watch

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02176695A (en) * 1988-12-28 1990-07-09 Matsushita Electric Ind Co Ltd Display device

Similar Documents

Publication Publication Date Title
AU587019B2 (en) Television synchronizing apparatus
JPS5482931A (en) Display unit for cathode ray tube
FI915527A0 (en) AV EN DISPLAY SYNCHRONOUS TIDSSAETTNINGSSIGNALER FOER VIDEOBEHANDLING.
JPS54136227A (en) Matrix panel display unit
JPS558161A (en) Clock generation circuit
GB2006569A (en) A flat panel image display system
JPS5617583A (en) Television picture receiver
SE8401626D0 (en) SYNCHRONIZATION INPUT FOR ALFANUMERIC PRESENTATION ON THE SCREEN OF A TELEVISION RECEIVER
ATE92699T1 (en) APPEARING LINE-SYNCHRONIZED WRITE CLOCK FOR PICTURE-IN-PICTURE VIDEO APPLICATIONS.
JPS54148438A (en) Control circuit for cathode ray display tube device
JP2701273B2 (en) Oscillation output control circuit
JPS5485636A (en) Picture projecting device
JPS5545236A (en) Multiplex broadcast receiving unit
JPS5341925A (en) Synchronism reproducing device
JPS55135472A (en) Television image generating system for mimic sea surface wave
JPS5713868A (en) Two-screen television receiver
JPS5449021A (en) Circuit system of picture display unit
JPS5444821A (en) Synchronization system of external synchronous monitor television
SU1288937A1 (en) Device for displaying objects
JPS5521636A (en) Compensation circuit for missing horizontal synchronizing signal
JPS55154881A (en) Image pickup unit
JPS5772479A (en) Film picture recording device
JPS54144128A (en) Jitter restriction unit for character broadcast receiver
JPS5446419A (en) Applying method for maintenance pulse of picture display unit
JPS53142122A (en) Television picture receiver of switching power source type