Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi LtdfiledCriticalHitachi Ltd
Priority to JP13241876ApriorityCriticalpatent/JPS5357928A/en
Publication of JPS5357928ApublicationCriticalpatent/JPS5357928A/en
PURPOSE: To reduce the access time, by feeding BUS signal to the decoder and by controlling MAR signal so that it is added and selected until the memory media is fimished for the operation after the address register MAR output signal is confirmed.