JPS5314474B2 - - Google Patents

Info

Publication number
JPS5314474B2
JPS5314474B2 JP5926674A JP5926674A JPS5314474B2 JP S5314474 B2 JPS5314474 B2 JP S5314474B2 JP 5926674 A JP5926674 A JP 5926674A JP 5926674 A JP5926674 A JP 5926674A JP S5314474 B2 JPS5314474 B2 JP S5314474B2
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5926674A
Other languages
Japanese (ja)
Other versions
JPS5022585A (en:Method
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPS5022585A publication Critical patent/JPS5022585A/ja
Publication of JPS5314474B2 publication Critical patent/JPS5314474B2/ja
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/641Combinations of only vertical BJTs
    • H10D84/642Combinations of non-inverted vertical BJTs of the same conductivity type having different characteristics, e.g. Darlington transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/611Combinations of BJTs and one or more of diodes, resistors or capacitors
    • H10D84/613Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04026Bonding areas specifically adapted for layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0618Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29116Lead [Pb] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83191Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12036PN diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)
JP5926674A 1973-05-25 1974-05-24 Expired JPS5314474B2 (en:Method)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US00363881A US3836995A (en) 1973-05-25 1973-05-25 Semiconductor darlington circuit

Publications (2)

Publication Number Publication Date
JPS5022585A JPS5022585A (en:Method) 1975-03-11
JPS5314474B2 true JPS5314474B2 (en:Method) 1978-05-17

Family

ID=23432117

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5926674A Expired JPS5314474B2 (en:Method) 1973-05-25 1974-05-24

Country Status (8)

Country Link
US (1) US3836995A (en:Method)
JP (1) JPS5314474B2 (en:Method)
BE (1) BE815524A (en:Method)
CA (1) CA993116A (en:Method)
DE (1) DE2424251A1 (en:Method)
FR (1) FR2231115B1 (en:Method)
GB (1) GB1450750A (en:Method)
IT (1) IT1010295B (en:Method)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4072981A (en) * 1975-03-25 1978-02-07 Texas Instruments Incorporated Fast switching Darlington circuit
JPS5522765Y2 (en:Method) * 1975-04-25 1980-05-30
JPS5227277A (en) * 1975-08-25 1977-03-01 Origin Electric Co Ltd Darlington connction type semiconductor unit
US4136355A (en) * 1976-02-10 1979-01-23 Matsushita Electronics Corporation Darlington transistor
JPS5950109B2 (ja) * 1976-07-12 1984-12-06 日本電気株式会社 半導体装置
US4225874A (en) * 1978-03-09 1980-09-30 Rca Corporation Semiconductor device having integrated diode
NL7902632A (nl) * 1979-04-04 1980-10-07 Philips Nv Transistorschakelaar.
US4253105A (en) * 1980-07-03 1981-02-24 Rca Corporation Semiconductor power device incorporating a schottky barrier diode between base and emitter of a PNP device
IT1221867B (it) * 1983-05-16 1990-07-12 Ates Componenti Elettron Struttura di transistore bipolare di potenza con resistenza di bilanciamento di base incroporata by-passable

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1764455C3 (de) * 1968-06-08 1980-02-07 Robert Bosch Gmbh, 7000 Stuttgart Monolithisch integrierte Darlington-Transistorschaltung
US3624454A (en) * 1969-09-15 1971-11-30 Gen Motors Corp Mesa-type semiconductor device
US3755722A (en) * 1972-09-28 1973-08-28 Gen Motors Corp Resistor isolation for double mesa transistors

Also Published As

Publication number Publication date
US3836995A (en) 1974-09-17
GB1450750A (en) 1976-09-29
IT1010295B (it) 1977-01-10
CA993116A (en) 1976-07-13
JPS5022585A (en:Method) 1975-03-11
FR2231115B1 (en:Method) 1978-11-24
FR2231115A1 (en:Method) 1974-12-20
DE2424251A1 (de) 1974-12-12
BE815524A (fr) 1974-09-16

Similar Documents

Publication Publication Date Title
AU476761B2 (en:Method)
AU465372B2 (en:Method)
AR201235Q (en:Method)
AR201231Q (en:Method)
AU474593B2 (en:Method)
AU474838B2 (en:Method)
AU471343B2 (en:Method)
AU465453B2 (en:Method)
AU465434B2 (en:Method)
AU450229B2 (en:Method)
AU476714B2 (en:Method)
FR2231115B1 (en:Method)
AU472848B2 (en:Method)
AU466283B2 (en:Method)
AU476696B2 (en:Method)
AU477823B2 (en:Method)
AU447540B2 (en:Method)
AU476873B1 (en:Method)
AU477824B2 (en:Method)
AU471461B2 (en:Method)
AU461342B2 (en:Method)
AU1891376A (en:Method)
AU479522A (en:Method)
AU479521A (en:Method)
AU479504A (en:Method)