JPS53117347A - Logic circuit - Google Patents
Logic circuitInfo
- Publication number
- JPS53117347A JPS53117347A JP3187977A JP3187977A JPS53117347A JP S53117347 A JPS53117347 A JP S53117347A JP 3187977 A JP3187977 A JP 3187977A JP 3187977 A JP3187977 A JP 3187977A JP S53117347 A JPS53117347 A JP S53117347A
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- logic circuit
- output
- delya
- ligic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00323—Delay compensation
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
PURPOSE:To suppress the skew of a delya time by providing a pull-up power supply, by connecting the output of a driving-side logic element to this power supply, and by setting the output power of this power supply slightly larger than the minimum value of the input H level of a driven-side ligic element.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3187977A JPS53117347A (en) | 1977-03-23 | 1977-03-23 | Logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3187977A JPS53117347A (en) | 1977-03-23 | 1977-03-23 | Logic circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS53117347A true JPS53117347A (en) | 1978-10-13 |
Family
ID=12343313
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3187977A Pending JPS53117347A (en) | 1977-03-23 | 1977-03-23 | Logic circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS53117347A (en) |
-
1977
- 1977-03-23 JP JP3187977A patent/JPS53117347A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS53149755A (en) | Buffer circuit | |
JPS5748830A (en) | Power-on reset signal generating circuit | |
JPS53117347A (en) | Logic circuit | |
JPS5256570A (en) | Electronic timepiece | |
JPS5352348A (en) | Cmos input circuit | |
JPS52133747A (en) | Semiconductor logic gate circuit | |
JPS5374350A (en) | Logic circuit | |
JPS53138267A (en) | Output driver circuit | |
JPS52130563A (en) | Programable counter | |
JPS52132632A (en) | Input/output control circuit | |
JPS5539474A (en) | Flip-flop circuit | |
JPS5337310A (en) | Automatic frequency control circuit | |
JPS51136211A (en) | Relay drive control circuit | |
JPS51123046A (en) | Mono-stable multi-vibrator | |
JPS568924A (en) | Synchronous type universal counter | |
JPS53114650A (en) | Adjustment of signal pulse width and delay circuit | |
JPS5414649A (en) | Multi-level output circuit | |
JPS5542024A (en) | Input circuit of electronic clock | |
JPS53139963A (en) | Flip flop circuit | |
JPS52137967A (en) | Electronic counter | |
JPS5392655A (en) | Logic circuit | |
JPS5329062A (en) | Control circuit of counter | |
JPS5234648A (en) | Delay circuit | |
JPS52147044A (en) | Dc balancing unit | |
JPS5469936A (en) | Level converter circuit |