JPS53103335A - Logic arithmetic circuit - Google Patents
Logic arithmetic circuitInfo
- Publication number
- JPS53103335A JPS53103335A JP1829977A JP1829977A JPS53103335A JP S53103335 A JPS53103335 A JP S53103335A JP 1829977 A JP1829977 A JP 1829977A JP 1829977 A JP1829977 A JP 1829977A JP S53103335 A JPS53103335 A JP S53103335A
- Authority
- JP
- Japan
- Prior art keywords
- arithmetic circuit
- logic arithmetic
- carry
- case
- ratching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Complex Calculations (AREA)
Abstract
PURPOSE: To increase the operation speed, by adding the partial product immediately to the preceding operation result in the case of the cumulative integration and ratching once the carry to have an addition including the carry in the next operation in the case of the subtraction mode.
COPYRIGHT: (C)1978,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1829977A JPS53103335A (en) | 1977-02-21 | 1977-02-21 | Logic arithmetic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1829977A JPS53103335A (en) | 1977-02-21 | 1977-02-21 | Logic arithmetic circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS53103335A true JPS53103335A (en) | 1978-09-08 |
JPS5537029B2 JPS5537029B2 (en) | 1980-09-25 |
Family
ID=11967723
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1829977A Granted JPS53103335A (en) | 1977-02-21 | 1977-02-21 | Logic arithmetic circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS53103335A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5713491A (en) * | 1980-03-19 | 1982-01-23 | Casio Computer Co Ltd | Overflow processor for digital filter |
JPS62187933A (en) * | 1987-02-06 | 1987-08-17 | Hitachi Ltd | Adder/subtractor |
-
1977
- 1977-02-21 JP JP1829977A patent/JPS53103335A/en active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5713491A (en) * | 1980-03-19 | 1982-01-23 | Casio Computer Co Ltd | Overflow processor for digital filter |
JPS62187933A (en) * | 1987-02-06 | 1987-08-17 | Hitachi Ltd | Adder/subtractor |
JPH0353650B2 (en) * | 1987-02-06 | 1991-08-15 | Hitachi Seisakusho Kk |
Also Published As
Publication number | Publication date |
---|---|
JPS5537029B2 (en) | 1980-09-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS522356A (en) | Electronic desk calculator | |
JPS5263036A (en) | Full addition and subtraction circuit | |
JPS51139222A (en) | Arithmetic unit | |
JPS52127134A (en) | Data processing unit | |
JPS5321543A (en) | Square root arithmetic circuit | |
JPS53103335A (en) | Logic arithmetic circuit | |
JPS51112193A (en) | Processing method of semiconductor equipment | |
JPS5378743A (en) | Multiplier | |
JPS529337A (en) | Small electronic computer | |
JPS5416148A (en) | Electronic desk calculator | |
JPS5242770A (en) | Digital electronic watch | |
JPS5359400A (en) | Annunciator | |
JPS5326501A (en) | Signal level conversion circuit | |
JPS5346243A (en) | Processor control system | |
JPS51122349A (en) | Jump address determination method by external input | |
JPS5283001A (en) | Package power feed system | |
JPS53135531A (en) | Data processor | |
JPS5320832A (en) | Integrated circuit | |
JPS52141537A (en) | Arithmetic system | |
JPS5283122A (en) | Image signal processing circuit | |
JPS5264832A (en) | Key input control circuit | |
JPS5263042A (en) | Electronic computer | |
JPS525229A (en) | Arithmetic device | |
JPS5361945A (en) | Calculator | |
JPS5394847A (en) | Mediation circuit |