JPS5278330A - Input/output processor interruption control system - Google Patents

Input/output processor interruption control system

Info

Publication number
JPS5278330A
JPS5278330A JP50155423A JP15542375A JPS5278330A JP S5278330 A JPS5278330 A JP S5278330A JP 50155423 A JP50155423 A JP 50155423A JP 15542375 A JP15542375 A JP 15542375A JP S5278330 A JPS5278330 A JP S5278330A
Authority
JP
Japan
Prior art keywords
input
output processor
control system
interruption control
processor interruption
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP50155423A
Other languages
Japanese (ja)
Other versions
JPS5538700B2 (en
Inventor
Shigeru Miyajima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP50155423A priority Critical patent/JPS5278330A/en
Publication of JPS5278330A publication Critical patent/JPS5278330A/en
Publication of JPS5538700B2 publication Critical patent/JPS5538700B2/ja
Granted legal-status Critical Current

Links

Abstract

PURPOSE: To secure high-efficiency performance of IOP interruption request processing by detecting the rise of input/output processor (IOP) interruption request and by having execution of CPU index processing.
COPYRIGHT: (C)1977,JPO&Japio
JP50155423A 1975-12-25 1975-12-25 Input/output processor interruption control system Granted JPS5278330A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP50155423A JPS5278330A (en) 1975-12-25 1975-12-25 Input/output processor interruption control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50155423A JPS5278330A (en) 1975-12-25 1975-12-25 Input/output processor interruption control system

Publications (2)

Publication Number Publication Date
JPS5278330A true JPS5278330A (en) 1977-07-01
JPS5538700B2 JPS5538700B2 (en) 1980-10-06

Family

ID=15605668

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50155423A Granted JPS5278330A (en) 1975-12-25 1975-12-25 Input/output processor interruption control system

Country Status (1)

Country Link
JP (1) JPS5278330A (en)

Also Published As

Publication number Publication date
JPS5538700B2 (en) 1980-10-06

Similar Documents

Publication Publication Date Title
JPS5267930A (en) Preference control system of multi-processor system
JPS53102643A (en) Interrupt processing system for computer
JPS5390840A (en) Arithmetic processor of microprogram control
JPS5278330A (en) Input/output processor interruption control system
JPS5322340A (en) Microprogram system
JPS5336439A (en) Information processor
JPS5318357A (en) Arithmetic unit having check functions
JPS5285444A (en) Information processing system
JPS539434A (en) Data processor system
JPS5369557A (en) Data processor
JPS5242044A (en) Data processing system
JPS544543A (en) Computer system
JPS5365033A (en) Multi processor system
JPS53114628A (en) Io interruption control system
JPS5243333A (en) Information processing device
JPS5272130A (en) Information processing device
JPS5346243A (en) Processor control system
JPS53142844A (en) Information processor
JPS52122443A (en) Input and output control unit
JPS525233A (en) Duplex computer system
JPS5282043A (en) Data processing unit runaway detection
JPS5296832A (en) High speed branching control system
JPS52149446A (en) Coupling system between a plural number of cpu#s and one memory unit
JPS53125838A (en) Computer control system for electronic copying machine
JPS54534A (en) Advance control system of instruction in information processor