JPS52152106A - Zero insersion bit reduction - Google Patents

Zero insersion bit reduction

Info

Publication number
JPS52152106A
JPS52152106A JP6869476A JP6869476A JPS52152106A JP S52152106 A JPS52152106 A JP S52152106A JP 6869476 A JP6869476 A JP 6869476A JP 6869476 A JP6869476 A JP 6869476A JP S52152106 A JPS52152106 A JP S52152106A
Authority
JP
Japan
Prior art keywords
insersion
zero
bit reduction
bits
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6869476A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5616979B2 (enExample
Inventor
Toyomichi Yamada
Takashi Kawade
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP6869476A priority Critical patent/JPS52152106A/ja
Publication of JPS52152106A publication Critical patent/JPS52152106A/ja
Publication of JPS5616979B2 publication Critical patent/JPS5616979B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Facsimile Transmission Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP6869476A 1976-06-14 1976-06-14 Zero insersion bit reduction Granted JPS52152106A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6869476A JPS52152106A (en) 1976-06-14 1976-06-14 Zero insersion bit reduction

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6869476A JPS52152106A (en) 1976-06-14 1976-06-14 Zero insersion bit reduction

Publications (2)

Publication Number Publication Date
JPS52152106A true JPS52152106A (en) 1977-12-17
JPS5616979B2 JPS5616979B2 (enExample) 1981-04-20

Family

ID=13381114

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6869476A Granted JPS52152106A (en) 1976-06-14 1976-06-14 Zero insersion bit reduction

Country Status (1)

Country Link
JP (1) JPS52152106A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5470461A (en) * 1977-11-12 1979-06-06 Bibun Kikai Seisakushiyo Kk Deefatting and watering of fish meat

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5470461A (en) * 1977-11-12 1979-06-06 Bibun Kikai Seisakushiyo Kk Deefatting and watering of fish meat

Also Published As

Publication number Publication date
JPS5616979B2 (enExample) 1981-04-20

Similar Documents

Publication Publication Date Title
JPS53134340A (en) Run length coding system
JPS52128024A (en) Binal data coding method
JPS52152106A (en) Zero insersion bit reduction
IE45541L (en) Transition coding method for binary data
JPS5353205A (en) Decoder of error correcting code data
CA2051854A1 (en) Computing method of floating-point represented data
JPS5329611A (en) Facsimile transmitter
JPS5333023A (en) Hierarchically-structured memory system
JPS52103902A (en) Code error correcting method
GB8324477D0 (en) Fast coefficient calculator for speech
JPS5394143A (en) High-speed data transmission-reception system
JPS52119026A (en) Coding of binary signal
JPS53136450A (en) Variable-length coding system
JPS5374867A (en) Peak output stabilizing circuit
JPS52149110A (en) Anologue-digital conversion
JPS52101935A (en) Data transmission method
JPS54120515A (en) Coding system
JPS5374857A (en) Data processor
JPS5343450A (en) High-speed order process unit
JPS5354009A (en) Digital signal transmitting method
JPS5293219A (en) Coding circuit for orthogonal conversion
JPS5378133A (en) Processing method for binary data conversion
JPS5328318A (en) Serial data communication circuit
JPS5253603A (en) Code discrimination system
JPS5318313A (en) Encoding system

Legal Events

Date Code Title Description
RVOP Cancellation by post-grant opposition