JPS52147037A - Operation control system - Google Patents
Operation control systemInfo
- Publication number
- JPS52147037A JPS52147037A JP6495376A JP6495376A JPS52147037A JP S52147037 A JPS52147037 A JP S52147037A JP 6495376 A JP6495376 A JP 6495376A JP 6495376 A JP6495376 A JP 6495376A JP S52147037 A JPS52147037 A JP S52147037A
- Authority
- JP
- Japan
- Prior art keywords
- control system
- operation control
- adder
- time
- subtractor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: The adder which executes operation adding 1 to the least significant digit X0 of display register is provided apart from the adder-subtractor which subtracts the contents of two arithmetic registers and these operations are executed in the same word time, so that the operation time can be shortened.
COPYRIGHT: (C)1977,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6495376A JPS52147037A (en) | 1976-05-31 | 1976-05-31 | Operation control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6495376A JPS52147037A (en) | 1976-05-31 | 1976-05-31 | Operation control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS52147037A true JPS52147037A (en) | 1977-12-07 |
Family
ID=13272899
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6495376A Pending JPS52147037A (en) | 1976-05-31 | 1976-05-31 | Operation control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS52147037A (en) |
-
1976
- 1976-05-31 JP JP6495376A patent/JPS52147037A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5621240A (en) | Information processor | |
JPS5220735A (en) | Microprogram controlled computer system | |
JPS5330241A (en) | Arithmetic unit | |
JPS5378742A (en) | Multiplication control system | |
JPS52147037A (en) | Operation control system | |
JPS52147036A (en) | Operation control system | |
JPS52100945A (en) | Multiplication system | |
JPS5533236A (en) | Parameter control system | |
JPS52144936A (en) | Decimal system division system | |
JPS52154328A (en) | Electronic cash register containing tax calculation function | |
JPS5421229A (en) | Data fetch system | |
JPS55108051A (en) | Buffer system for data in multiplier | |
JPS5333547A (en) | Arithmetic logical unit | |
JPS5273645A (en) | Control unit | |
JPS52133737A (en) | Digit design ation system | |
JPS51150938A (en) | Interrupt handling unit | |
JPS5341935A (en) | Arithmetic display system | |
JPS51134528A (en) | Unnecessary zero erasing system | |
JPS522564A (en) | Digital electronic clock | |
JPS51117841A (en) | Rounding up equipment | |
JPS5582352A (en) | Multiplication and division operation system | |
JPS5330827A (en) | Numerical display system | |
JPS522134A (en) | Arithmetic system | |
JPS52139336A (en) | Preset preference system for cash register | |
JPS54132144A (en) | Multiple process system |