JPS4911035A - - Google Patents

Info

Publication number
JPS4911035A
JPS4911035A JP48040788A JP4078873A JPS4911035A JP S4911035 A JPS4911035 A JP S4911035A JP 48040788 A JP48040788 A JP 48040788A JP 4078873 A JP4078873 A JP 4078873A JP S4911035 A JPS4911035 A JP S4911035A
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP48040788A
Other versions
JPS5318300B2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPS4911035A publication Critical patent/JPS4911035A/ja
Publication of JPS5318300B2 publication Critical patent/JPS5318300B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
    • G06F5/14—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations for overflow or underflow handling, e.g. full or empty flags

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Recording Measured Values (AREA)
JP4078873A 1972-04-10 1973-04-10 Expired JPS5318300B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US24252572A 1972-04-10 1972-04-10
US00336641A US3818461A (en) 1972-04-10 1973-03-05 Buffer memory system

Publications (2)

Publication Number Publication Date
JPS4911035A true JPS4911035A (ja) 1974-01-31
JPS5318300B2 JPS5318300B2 (ja) 1978-06-14

Family

ID=26935147

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4078873A Expired JPS5318300B2 (ja) 1972-04-10 1973-04-10

Country Status (5)

Country Link
US (1) US3818461A (ja)
JP (1) JPS5318300B2 (ja)
CA (1) CA978656A (ja)
DE (1) DE2317687C3 (ja)
GB (1) GB1418986A (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5166743A (ja) * 1974-12-06 1976-06-09 Nippon Electric Co Johotensosochi
JPS5177102A (ja) * 1974-12-27 1976-07-03 Nippon Electric Co
JPS5177101A (ja) * 1974-12-27 1976-07-03 Nippon Electric Co
JPS561249U (ja) * 1980-06-19 1981-01-08

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2253418A5 (ja) * 1973-11-30 1975-06-27 Honeywell Bull Soc Ind
FR2253420A5 (ja) * 1973-11-30 1975-06-27 Honeywell Bull Soc Ind
US4106091A (en) * 1975-02-18 1978-08-08 Motorola, Inc. Interrupt status indication logic for polled interrupt digital system
IT1050604B (it) * 1975-09-23 1981-03-20 Indesit Calcolatore elettronico
US4056849A (en) * 1975-09-25 1977-11-01 Chalco Engineering Co. High speed buffered tape reader with low tape stress
JPS5247635A (en) * 1975-10-15 1977-04-15 Toshiba Corp Control method for transmitting informat ion
JPS6055848B2 (ja) * 1975-10-15 1985-12-06 株式会社東芝 情報処理装置
JPS5272125A (en) * 1975-12-12 1977-06-16 Casio Comput Co Ltd Manual input device for information
FR2337376A1 (fr) * 1975-12-31 1977-07-29 Honeywell Bull Soc Ind Appareil permettant le transfert de blocs de donnees de longueur variable entre deux interfaces de largeur differente
US4285038A (en) * 1976-10-15 1981-08-18 Tokyo Shibaura Electric Co., Ltd. Information transfer control system
SE414087B (sv) * 1977-02-28 1980-07-07 Ellemtel Utvecklings Ab Anordning i ett datorsystem vid utsendning av signaler fran en processor till en eller flera andra processorer varvid prioriterade signaler sends direkt utan tidsfordrojning och oprioriterade signalers ordningsfoljd ...
US4161718A (en) * 1977-06-20 1979-07-17 Motorola Israel Ltd. Supervisory control system
US4175287A (en) * 1978-01-23 1979-11-20 Rockwell International Corporation Elastic store slip control circuit apparatus and method for preventing overlapping sequential read and write operations
US4171538A (en) * 1978-01-23 1979-10-16 Rockwell International Corporation Elastic store slip circuit apparatus for preventing read and write operations interference
US4179031A (en) * 1978-05-11 1979-12-18 Ncr Corporation Document dispensing system
EP0019358B1 (en) * 1979-05-09 1984-07-11 International Computers Limited Hierarchical data storage system
DE2939412C2 (de) * 1979-09-28 1983-11-17 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordung zum Adressieren von Daten für Lese- und Schreibzugriffe in einer Datenverarbeitungsanlage
US4527236A (en) * 1980-04-04 1985-07-02 Digital Equipment Corporation Communications device for data processing system
JPS6057090B2 (ja) * 1980-09-19 1985-12-13 株式会社日立製作所 データ記憶装置およびそれを用いた処理装置
US4414628A (en) * 1981-03-31 1983-11-08 Bell Telephone Laboratories, Incorporated System for displaying overlapping pages of information
US4507760A (en) * 1982-08-13 1985-03-26 At&T Bell Laboratories First-in, first-out (FIFO) memory configuration for queue storage
US4510581A (en) * 1983-02-14 1985-04-09 Prime Computer, Inc. High speed buffer allocation apparatus
EP0206743A3 (en) * 1985-06-20 1990-04-25 Texas Instruments Incorporated Zero fall-through time asynchronous fifo buffer with nonambiguous empty/full resolution
JPS6242228A (ja) * 1985-08-19 1987-02-24 Nec Corp 表示情報処理システム
FR2617997A1 (fr) * 1987-07-07 1989-01-13 Mitsubishi Electric Corp Micro-ordinateur a memoire programmable, pour le controle du nombre des temps d'ecriture dans la memoire
CA1286420C (en) * 1987-10-14 1991-07-16 Youssef Alfred Geadah Fifo buffer controller
DE4121863C2 (de) * 1991-07-02 1995-12-14 Siemens Ag Verfahren und Anordnung zur Überwachung und Vermeidung eines Überlaufs und/oder einer Entleerung eines Pufferspeichers
US5941964A (en) * 1992-05-21 1999-08-24 Intel Corporation Bridge buffer management by bridge interception of synchronization events
US5897667A (en) * 1993-11-16 1999-04-27 Intel Corporation Method and apparatus for transferring data received from a first bus in a non-burst manner to a second bus in a burst manner
SG47015A1 (en) * 1994-02-24 1998-03-20 Intel Corp Apparatus and method for prefetching data to load buffers in a bridge between two buses in a computer
US5974482A (en) * 1996-09-20 1999-10-26 Honeywell Inc. Single port first-in-first-out (FIFO) device having overwrite protection and diagnostic capabilities
US6477584B1 (en) 1997-03-21 2002-11-05 Lsi Logic Corporation Message FIFO empty early warning method
US5950014A (en) * 1997-03-21 1999-09-07 Lsi Logic Corporation Methodology for pull model invocation
KR102665190B1 (ko) * 2019-07-19 2024-05-09 주식회사 엘지화학 단결정 제조 방법
CN114444423B (zh) * 2022-04-02 2022-06-24 北京得瑞领新科技有限公司 基于验证平台的数据处理方法、系统及电子设备

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3059221A (en) * 1956-12-03 1962-10-16 Rca Corp Information storage and transfer system
US3302180A (en) * 1963-04-09 1967-01-31 Texas Instruments Inc Digital data handling
US3369223A (en) * 1965-11-16 1968-02-13 Hugh L. Dryden Incremental tape recorder and data rate converter
US3648247A (en) * 1970-04-22 1972-03-07 Scm Corp Data handling system

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5166743A (ja) * 1974-12-06 1976-06-09 Nippon Electric Co Johotensosochi
JPS5529448B2 (ja) * 1974-12-06 1980-08-04
JPS5177102A (ja) * 1974-12-27 1976-07-03 Nippon Electric Co
JPS5177101A (ja) * 1974-12-27 1976-07-03 Nippon Electric Co
JPS5539015B2 (ja) * 1974-12-27 1980-10-08
JPS5652337B2 (ja) * 1974-12-27 1981-12-11
JPS561249U (ja) * 1980-06-19 1981-01-08

Also Published As

Publication number Publication date
DE2317687C3 (de) 1980-03-20
US3818461A (en) 1974-06-18
DE2317687B2 (ja) 1979-07-12
DE2317687A1 (de) 1973-10-25
CA978656A (en) 1975-11-25
GB1418986A (en) 1975-12-24
JPS5318300B2 (ja) 1978-06-14

Similar Documents

Publication Publication Date Title
AU472383B2 (ja)
FR2194938B1 (ja)
CH591082A5 (ja)
CH559853A5 (ja)
BG18063A1 (ja)
BG18337A1 (ja)
BG19333A1 (ja)
BG19854A2 (ja)
BG20012A1 (ja)
BG20764A3 (ja)
CH111172A4 (ja)
CH545565A (ja)
CH559611A5 (ja)
CH591405A5 (ja)
CH561314A5 (ja)
CH562928A5 (ja)
CH563094A5 (ja)
CH563856A5 (ja)
CH563928A5 (ja)
CH564284A5 (ja)
CH565303A5 (ja)
CH565318A5 (ja)
CH565326A5 (ja)
CH565436A5 (ja)
CH565954A5 (ja)