JPH1092758A - Wafer loading method - Google Patents

Wafer loading method

Info

Publication number
JPH1092758A
JPH1092758A JP26248196A JP26248196A JPH1092758A JP H1092758 A JPH1092758 A JP H1092758A JP 26248196 A JP26248196 A JP 26248196A JP 26248196 A JP26248196 A JP 26248196A JP H1092758 A JPH1092758 A JP H1092758A
Authority
JP
Japan
Prior art keywords
wafer
vertical
groove
holder
cvd
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP26248196A
Other languages
Japanese (ja)
Inventor
Toru Sugiura
透 杉浦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yamaha Corp
Original Assignee
Yamaha Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yamaha Corp filed Critical Yamaha Corp
Priority to JP26248196A priority Critical patent/JPH1092758A/en
Publication of JPH1092758A publication Critical patent/JPH1092758A/en
Pending legal-status Critical Current

Links

Landscapes

  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Abstract

PROBLEM TO BE SOLVED: To improve the uniformity of film formation in a wafer face in a method for loading a wafer on a vertical wafer holder. SOLUTION: In the vertical wafer holder used in the heat treatment device of a vertical CVD device and the like, a wafer to be treated 4 is mounted on a wafer supporting groove R provided for four wafer supporting rods 3a-3d as shown in a broken line and a wafer position adjusting mechanism 7 moves the wafer 4 in the direction of an arrow as shown in a solid line. Then, the area of an overlap area (area to which hatching is added) with the groove R of the wafer 4 is reduced in a range where a wafer supporting state is maintained. Then, the wafer holder is set in the treatment chamber of the vertical CVD device in a state where the wafer is supported, for example. In the treatment chamber, a CVD treatment is executed.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】この発明は、縦型CVD(ケ
ミカル・ベーパー・デポジション)装置等の熱処理装置
に用いられる縦型ウエハホルダへのウエハ装填方法に関
し、特にウエハホルダに被処理ウエハを載置した後ウエ
ハ位置を調整することによりウエハ面内の成膜均一性の
向上を図ったものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for loading a wafer into a vertical wafer holder used in a heat treatment apparatus such as a vertical CVD (chemical vapor deposition) apparatus, and more particularly to a method for mounting a wafer to be processed on the wafer holder. By adjusting the post-wafer position, the uniformity of film formation on the wafer surface is improved.

【0002】[0002]

【従来の技術】従来、縦型熱処理装置に用いられる縦型
ウエハホルダとしては、図7,8に示すものが知られて
いる(例えば、実公平7−15138号公報参照)。
2. Description of the Related Art Conventionally, as a vertical wafer holder used in a vertical heat treatment apparatus, one shown in FIGS. 7 and 8 is known (for example, see Japanese Utility Model Publication No. 7-15138).

【0003】図7,8に示される縦型ウエハホルダは、
石英又はシリコン又はこれらの組合せにより構成される
もので、下板1及び上板2の間には4本のウエハ支持棒
3a〜3dを直立させて配置すると共に各ウエハ支持棒
の内側には多数のウエハ支持溝Rを刻設し、設置レベル
を同じくする4つのウエハ支持溝で半導体ウエハ等の被
処理ウエハ4を支持するようになっている。
The vertical wafer holder shown in FIGS.
It is made of quartz or silicon or a combination thereof. Four wafer support rods 3a to 3d are arranged upright between the lower plate 1 and the upper plate 2, and a large number of wafer support rods are provided inside each wafer support rod. The wafer support grooves R are engraved, and the wafers 4 to be processed such as semiconductor wafers are supported by four wafer support grooves having the same installation level.

【0004】ウエハホルダにウエハを装填する際には、
例えば図8に示すようにウエハキャリア5にセットされ
たウエハ4を、ウエハ支持部6aを有するウエハ搬送系
6により取出して矢印A,B,C,Dのような経路でウ
エハホルダの所まで搬送し、ウエハ支持棒3a〜3dの
ウエハ支持溝にウエハ4を載置する。このような作業
は、ウエハローダにより自動的に遂行される。
When loading a wafer into a wafer holder,
For example, as shown in FIG. 8, a wafer 4 set on a wafer carrier 5 is taken out by a wafer transfer system 6 having a wafer support 6a and transferred to a wafer holder along a path indicated by arrows A, B, C and D. Then, the wafer 4 is placed in the wafer support grooves of the wafer support rods 3a to 3d. Such an operation is automatically performed by the wafer loader.

【0005】この後、ウエハホルダは、ウエハを支持し
た状態で例えば縦型CVD装置の処理室にセットされ
る。処理室では、CVDによる成膜処理が行なわれる。
[0005] Thereafter, the wafer holder is set in a processing chamber of, for example, a vertical CVD apparatus while supporting the wafer. In the processing chamber, a film forming process by CVD is performed.

【0006】[0006]

【発明が解決しようとする課題】上記した従来技術によ
ると、図1に示すようにウエハ4がウエハ支持溝Rの内
側で側面に接触した状態でセットされることが多い。こ
のような接触状態にて成膜処理を行なうと、ウエハ4の
溝Rとの重なり領域(図1でハッチングを付した領域)
では被膜の成長が抑制されるため、被膜の厚さが他の部
分に比べて薄くなり、ウエハ面内での成膜均一性が悪化
するという問題点がある。
According to the above-mentioned prior art, the wafer 4 is often set in a state of being in contact with the side surface inside the wafer support groove R as shown in FIG. When the film forming process is performed in such a contact state, an overlapping area with the groove R of the wafer 4 (an area hatched in FIG. 1)
In this case, since the growth of the film is suppressed, the thickness of the film becomes thinner than other portions, and there is a problem that the uniformity of film formation on the wafer surface is deteriorated.

【0007】この発明の目的は、ウエハ面内での成膜均
一性を向上させることができる新規なウエハ装填方法を
提供することにある。
An object of the present invention is to provide a novel wafer loading method capable of improving the uniformity of film formation on a wafer surface.

【0008】[0008]

【課題を解決するための手段】この発明は、縦型ウエハ
ホルダを構成する複数のウエハ支持棒に設けたウエハ支
持溝に被処理ウエハを載置するステップを含むウエハ装
填方法において、前記ステップの後、前記被処理ウエハ
の前記ウエハ支持溝との重なり領域の面積をウエハ支持
状態が維持される範囲で減少させるように前記被処理ウ
エハの位置を調整することを特徴とするものである。
According to the present invention, there is provided a wafer loading method including a step of placing a wafer to be processed in a wafer support groove provided in a plurality of wafer support rods constituting a vertical wafer holder. The position of the wafer to be processed is adjusted so that the area of the overlapping area of the wafer to be processed and the wafer supporting groove is reduced within a range where the wafer supporting state is maintained.

【0009】この発明の方法によれば、ウエハのウエハ
支持溝との重なり領域の面積を減少させるようにしたの
で、成膜処理を行なった場合、膜厚の薄い領域が減少す
ると共にウエハ面内の膜厚ばらつきが低減される。
According to the method of the present invention, the area of the overlapping region of the wafer with the wafer supporting groove is reduced, so that when the film forming process is performed, the region having a small film thickness is reduced and the in-plane surface of the wafer is reduced. Film thickness variation is reduced.

【0010】[0010]

【発明の実施の形態】図1及び図2は、この発明に係る
ウエハ装填方法におけるウエハ載置ステップ及びウエハ
位置調整ステップをそれぞれ示すものである。図1のス
テップは、図3(A)及び図4(A)にも示されてお
り、図2のステップは、図3(B)及び図4(B)にも
示されている。図1〜4において、図7,8と同様の部
分には同様の符号を付して詳細な説明を省略する。
1 and 2 show a wafer mounting step and a wafer position adjusting step in a wafer loading method according to the present invention, respectively. The steps in FIG. 1 are also shown in FIGS. 3A and 4A, and the steps in FIG. 2 are also shown in FIGS. 3B and 4B. 1 to 4, the same parts as those in FIGS. 7 and 8 are denoted by the same reference numerals, and detailed description thereof will be omitted.

【0011】まず、ウエハ載置ステップでは、図8に関
して前述したと同様にして縦型ウエハホルダを構成する
4本のウエハ支持棒3a〜3dに設けたウエハ支持溝R
に半導体ウエハ等の被処理ウエハ4をオリエンテーショ
ンフラット4Fが支持棒3b,3cから遠くなる向きで
載置する(図1、図3(A)、図4(A))。このと
き、ウエハ4は、図1及び図4(A)に示すように溝R
の内側で側面に接触した状態でセットされることが多
い。この結果、ウエハ4の中心P2 は、ウエハホルダの
中心P1 より支持棒3b,3c側に寄ることになり、ウ
エハ4の溝Rとの重なり領域(図1でハッチングを付し
た領域)の面積も相当大きくなる。
First, in the wafer mounting step, the wafer supporting grooves R provided in the four wafer supporting rods 3a to 3d constituting the vertical wafer holder in the same manner as described above with reference to FIG.
A wafer 4 to be processed, such as a semiconductor wafer, is placed in such a direction that the orientation flat 4F is away from the support rods 3b, 3c (FIGS. 1, 3A and 4A). At this time, the wafer 4 has the groove R as shown in FIGS.
It is often set in a state in which it touches the side inside. The area of this result, the center P 2 of the wafer 4, the support rods 3b from the center P 1 of the wafer holder, will be due to 3c side, overlapping area between the groove R of the wafer 4 (the hatched region in FIG. 1) Will also be quite large.

【0012】次に、ウエハ位置調整ステップでは、ウエ
ハ位置調整機構7のアーム7a,7bをウエハ4の端縁
に接触させた状態で機構7によりウエハ4を矢印方向に
移動させる(図2、図3(B)、図4(B))。このと
き、ウエハ4の移動量は、一例としてウエハ4の中心P
2 がウエハホルダの中心P1 にほぼ合致する程度とす
る。この結果、ウエハ4は、図1及び図4(B)に示す
ように溝Rの内側で側面から離れた状態となり、ウエハ
4の溝Rとの重なり領域(図2でハッチングを付した領
域)の面積が図1の状態より減少する。
Next, in the wafer position adjusting step, the wafer 4 is moved in the direction of the arrow by the mechanism 7 while the arms 7a and 7b of the wafer position adjusting mechanism 7 are in contact with the edge of the wafer 4 (FIGS. 2 and 3). 3 (B), FIG. 4 (B)). At this time, the movement amount of the wafer 4 is, for example, the center P of the wafer 4.
2 is the degree to substantially match the center P 1 of the wafer holder. As a result, the wafer 4 is separated from the side surface inside the groove R as shown in FIGS. 1 and 4B, and overlaps with the groove R of the wafer 4 (the hatched area in FIG. 2). Is smaller than that in FIG.

【0013】図2のステップにおけるウエハ4の移動量
は、上記した例に限定されるものではなく、ウエハ支持
状態が維持される限りウエハ4の中心P2 がウエハホル
ダの中心P1 を越えるようにしてもよい。このようにす
ると、ウエハ4の溝Rとの重なり領域の面積を一層減ら
すことができる。
The amount of movement of the wafer 4 in the step shown in FIG. 2 is not limited to the above example, and the center P 2 of the wafer 4 should exceed the center P 1 of the wafer holder as long as the wafer supporting state is maintained. You may. By doing so, the area of the overlapping region with the groove R of the wafer 4 can be further reduced.

【0014】上記のようにしてウエハが装填された縦型
ウエハホルダは、一例として縦型CVD装置の処理室に
セットされる。処理室では、CVDによる成膜処理が行
なわれる。
The vertical wafer holder loaded with the wafer as described above is set in a processing chamber of a vertical CVD apparatus as an example. In the processing chamber, a film forming process by CVD is performed.

【0015】図5は、ウエハ4が支持棒3bの溝R内で
側面に接触する場合(実線4で示す場合であり、図1、
図3(A)、図4(A)及び従来技術に相当する)と、
ウエハ4が支持棒3bの溝R内で側面に接触しない場合
(破線4で示す場合であり、図2、図3(B)、図4
(B)及びこの発明に相当する)とについてウエハ4上
でのCVD膜8の形成状況を示すものである。
FIG. 5 shows a case where the wafer 4 comes into contact with the side surface in the groove R of the support rod 3b (a case indicated by a solid line 4;
3 (A), 4 (A) and the prior art),
In the case where the wafer 4 does not contact the side surface in the groove R of the support rod 3b (this is the case indicated by the broken line 4; FIGS. 2, 3B and 4).
(B) and (corresponding to the present invention) show the state of formation of the CVD film 8 on the wafer 4.

【0016】CVD膜8の形成には、ウエハ4としてシ
リコンウエハを用いた。そして、ウエハ4上にTEOS
(Tetra Ethyl Ortho Silicate)を原料とするLP(Low P
ressure)CVD法によりCVD膜8としてシリコンオキ
サイド膜を形成した。このときのCVD条件は、温度7
10[℃]、真空度30[Pa]、TEOS流量60
[cc/min]、膜厚目標値280[nm]であっ
た。
In forming the CVD film 8, a silicon wafer was used as the wafer 4. Then, TEOS is placed on the wafer 4.
LP (Low P) made from (Tetra Ethyl Ortho Silicate)
A silicon oxide film was formed as a CVD film 8 by the CVD method. The CVD conditions at this time are as follows:
10 [° C], degree of vacuum 30 [Pa], TEOS flow rate 60
[Cc / min], and the target film thickness was 280 [nm].

【0017】CVD処理の後、ウエハホルダからウエハ
4を取出してCVD膜8の厚さを測定した。図6(A)
及び(B)は、図5の2つの場合についてCVD膜厚の
測定点a〜gの分布状況を示すもので、(A)が図5に
てウエハ4を実線で示す場合に相当し、(B)が図5に
てウエハ4を破線で示す場合に相当する。図5,6にお
いて、溝Rの先端R0 から図5の実線で示すウエハ4の
溝R内での先端までの距離をL1 とし、溝Rの先端R0
から図5の破線で示すウエハ4の溝R内での先端までの
距離をL2 とすると、L1 =10.0[mm]、L2
5.0[mm]であった。また、図6において、X−
X’線は、ウエハ4の中心P2 と支持棒3bの中心とを
通る中心線であり、a−b間、b−c間等の測定点間の
間隔は、約2[mm]であった。
After the CVD process, the wafer 4 was taken out from the wafer holder and the thickness of the CVD film 8 was measured. FIG. 6 (A)
5A and 5B show the distribution of the measurement points a to g of the CVD film thickness in the two cases of FIG. 5, and FIG. 5A corresponds to the case where the wafer 4 is shown by a solid line in FIG. B) corresponds to the case where the broken line indicates the wafer 4 in FIG. In FIGS. 5 and 6, the distance from the tip R 0 of the groove R to the tip in a groove R of the wafer 4 shown by a solid line in FIG. 5 and L 1, the tip of the groove R R 0
Assuming that the distance from the tip of the wafer 4 within the groove R indicated by the broken line in FIG. 5 to L 2 is L 2 , L 1 = 10.0 [mm] and L 2 =
It was 5.0 [mm]. In FIG. 6, X-
X 'line is a center line passing through the centering P 2 of the wafer 4 and the center of the support rod 3b, between a-b, the spacing between the measuring points, such as between b-c is met approximately 2 [mm] Was.

【0018】次の表1は、図6(A)に示す測定点a〜
gについてCVD膜8の厚さを測定した結果を示すもの
である。
The following Table 1 shows measurement points a to a shown in FIG.
5 shows the result of measuring the thickness of the CVD film 8 for g.

【0019】[0019]

【表1】 また、次の表2は、図6(B)に示す測定点a〜gにつ
いてCVD膜8の厚さを測定した結果を示すものであ
る。
[Table 1] Table 2 below shows the results of measuring the thickness of the CVD film 8 at the measurement points a to g shown in FIG.

【0020】[0020]

【表2】 図6に示されるウエハ4の端縁近傍における膜厚のばら
つきは、次の数1の式で求められる。
[Table 2] The variation in the film thickness in the vicinity of the edge of the wafer 4 shown in FIG. 6 is obtained by the following equation (1).

【0021】[0021]

【数1】 数1の式に従って表1の場合の膜厚ばらつきを求める
と、9.3[%]となる。また、数1の式に従って表2
の場合の膜厚ばらつきを求めると、5.2[%]とな
る。従って、この発明に係る表2の場合の方が膜厚ばら
つきが少ないことがわかる。また、表1及び2について
測定点aの膜厚を比較すると、この発明に係る表2の場
合の方が膜厚が大きいことがわかる。
(Equation 1) When the film thickness variation in the case of Table 1 is obtained in accordance with the equation (1), it is 9.3 [%]. In addition, according to the equation (1), Table 2
When the film thickness variation in the case of (1) is obtained, it is 5.2 [%]. Therefore, it can be seen that the film thickness variation is smaller in the case of Table 2 according to the present invention. Further, comparing the film thicknesses at the measurement point a in Tables 1 and 2, it can be seen that the film thickness in Table 2 according to the present invention is larger.

【0022】[0022]

【発明の効果】以上のように、この発明によれば、縦型
ウエハホルダに被処理ウエハを載置した後ウエハのウエ
ハ支持溝との重なり領域の面積を減らすようにウエハ位
置を調整するので、ウエハ面内の成膜均一性を向上させ
ることができ、成膜工程での歩留りが向上する効果が得
られるものである。
As described above, according to the present invention, after the wafer to be processed is placed on the vertical wafer holder, the position of the wafer is adjusted so as to reduce the area of the overlapping region with the wafer supporting groove of the wafer. It is possible to improve the uniformity of film formation in the wafer surface, and to obtain the effect of improving the yield in the film formation process.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 この発明に係るウエハ装填方法におけるウエ
ハ載置ステップを示す縦型ウエハホルダの横断面図であ
る。
FIG. 1 is a cross-sectional view of a vertical wafer holder showing a wafer mounting step in a wafer loading method according to the present invention.

【図2】 図1のステップに続くウエハ位置調整ステッ
プを示す縦型ウエハホルダの横断面図である。
FIG. 2 is a cross-sectional view of a vertical wafer holder showing a wafer position adjusting step following the step of FIG. 1;

【図3】 図1及び図2のステップに対応する縦型ウエ
ハホルダの側面図である。
FIG. 3 is a side view of a vertical wafer holder corresponding to the steps of FIGS. 1 and 2;

【図4】 図1及び図2のステップに対応するウエハ支
持部の断面図である。
FIG. 4 is a cross-sectional view of a wafer support corresponding to the steps of FIGS. 1 and 2;

【図5】 ウエハがウエハ支持溝の側面に接触する場合
としない場合とについてCVD膜形成状況を示すウエハ
支持部の断面図である。
FIG. 5 is a cross-sectional view of a wafer support portion showing a state of forming a CVD film when a wafer contacts a side surface of a wafer support groove;

【図6】 図5の2つの場合についてCVD膜厚の測定
点分布を示すウエハの平面図である。
6 is a plan view of a wafer showing a distribution of measurement points of a CVD film thickness in the two cases shown in FIG. 5;

【図7】 従来の縦型ウエハホルダを示す斜視図であ
る。
FIG. 7 is a perspective view showing a conventional vertical wafer holder.

【図8】 図7のウエハホルダへのウエハ装填方法を示
す斜視図である。
8 is a perspective view showing a method for loading a wafer into the wafer holder of FIG. 7;

【符号の説明】[Explanation of symbols]

1:下板、2:上板、3a〜3d:ウエハ支持棒、4:
被処理ウエハ、5:ウエハキャリア、6:ウエハ搬送
系、7:ウエハ位置調整機構、8:CVD膜、R:ウエ
ハ支持溝。
1: lower plate, 2: upper plate, 3a to 3d: wafer support rod, 4:
Wafer to be processed, 5: Wafer carrier, 6: Wafer transport system, 7: Wafer position adjusting mechanism, 8: CVD film, R: Wafer support groove.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 縦型ウエハホルダを構成する複数のウエ
ハ支持棒に設けたウエハ支持溝に被処理ウエハを載置す
るステップを含むウエハ装填方法であって、 前記ステップの後、前記被処理ウエハの前記ウエハ支持
溝との重なり領域の面積をウエハ支持状態が維持される
範囲で減少させるように前記被処理ウエハの位置を調整
することを特徴とするウエハ装填方法。
1. A wafer loading method comprising a step of placing a wafer to be processed in a wafer support groove provided in a plurality of wafer support rods constituting a vertical wafer holder. A wafer loading method comprising: adjusting a position of the wafer to be processed so as to reduce an area of an overlapping region with the wafer support groove within a range where a wafer support state is maintained.
JP26248196A 1996-09-11 1996-09-11 Wafer loading method Pending JPH1092758A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26248196A JPH1092758A (en) 1996-09-11 1996-09-11 Wafer loading method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26248196A JPH1092758A (en) 1996-09-11 1996-09-11 Wafer loading method

Publications (1)

Publication Number Publication Date
JPH1092758A true JPH1092758A (en) 1998-04-10

Family

ID=17376395

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26248196A Pending JPH1092758A (en) 1996-09-11 1996-09-11 Wafer loading method

Country Status (1)

Country Link
JP (1) JPH1092758A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2328786A (en) * 1997-08-30 1999-03-03 Samsung Display Devices Co Ltd Electrolyte for lithium ion battery and lithium ion battery employing the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2328786A (en) * 1997-08-30 1999-03-03 Samsung Display Devices Co Ltd Electrolyte for lithium ion battery and lithium ion battery employing the same

Similar Documents

Publication Publication Date Title
JPH05166741A (en) Substrate supporting tool for heat treating apparatus
JPH11256328A (en) Heat treatment apparatus
JPH0992625A (en) Boat for heat treatment
JP2002502117A (en) Wafer carrier and semiconductor device for semiconductor substrate processing
JP2000299287A (en) Thermal treatment method and apparatus therefor
JP2001126995A (en) Semiconductor manufacturing apparatus
JP2001351871A (en) Semiconductor manufacturing device
JP2008124091A (en) Treatment apparatus and treatment method of semiconductor device
US20060027171A1 (en) Wafer boat for reducing wafer warpage
JPH1092758A (en) Wafer loading method
CN215288964U (en) Wafer tray and chemical vapor deposition equipment
JPH07161654A (en) Boat for heat treatment
JP3503710B2 (en) Mounting jig for heat treatment of semiconductor wafer and heat treatment apparatus
JPH046826A (en) Heat treatment apparatus
TWM599813U (en) Chemical vapor deposition device and heat reflecting plate used therefor
JP2963145B2 (en) Method and apparatus for forming CVD film
JPH0635467Y2 (en) Quartz wafer holder for vertical CVD equipment
JPH11243064A (en) Wafer supporting plate
JP3244492B2 (en) Vertical CVD equipment
JPH04162615A (en) Semiconductor manufacturing apparatus
JPH10107117A (en) Substrate treating device
JP4228347B2 (en) Wafer support
JP2001358136A (en) Method for heat-treating semiconductor wafer
JPH11102903A (en) Method and equipment for thin film forming and method for manufacturing semiconductor device
JP2002208566A (en) Method for heat treatment of large-diameter wafer, and jig used therein

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061003

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20070228

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070306