JPH1064691A - Direct current static eliminator - Google Patents
Direct current static eliminatorInfo
- Publication number
- JPH1064691A JPH1064691A JP21998896A JP21998896A JPH1064691A JP H1064691 A JPH1064691 A JP H1064691A JP 21998896 A JP21998896 A JP 21998896A JP 21998896 A JP21998896 A JP 21998896A JP H1064691 A JPH1064691 A JP H1064691A
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- rectifier circuit
- circuit
- frequency transformer
- positive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Elimination Of Static Electricity (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は、プラス・マイナス
の高電圧を別々に発生するとともに、プラス・マイナス
のイオン発生量が同じになるようにするイオンバランス
機能を備えた直流除電装置に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a direct current static eliminator having an ion balance function for generating positive and negative high voltages separately and for equalizing the amount of positive and negative ions generated.
【0002】[0002]
【従来の技術】従来、このような直流除電装置として、
例えば次の及びに所載のものがある。 特開平8−78183号公報 正負それぞれの高電圧生成回路のトランスに正負それぞ
れの放電電極を接続し、正負のトランスの二次側コイル
の接地端を外部接地用抵抗を介して接地し、各放電電極
の放電時に流れる電流のうち、除電に寄与するイオンを
生成する正側有効除電電流及び負側有効除電電流の差
を、外部接地用抵抗に生じる電圧により検出して、その
差分の時間的変化率を求めるとともに、正側高電圧及び
負側高電圧の時間的変化率を求め、これら2種の時間的
変化率より一定の関係式を用いて正負いずれか一方の有
効除電電流値を求めてから、これに基づき他方の有効除
電電流値も求め、これら求めた有効除電電流値が設定値
に合致するように、正負の各高電圧生成回路を繰り返し
微小制御して正負の高電圧を全体的に緩やかに増減させ
ることにより、イオンバランスの制御を行う。2. Description of the Related Art Conventionally, as such a DC neutralization device,
For example, there are the followings. SUMMARY OF THE INVENTION The positive and negative discharge electrodes are connected to the transformers of the positive and negative high voltage generating circuits, and the ground terminal of the secondary coil of the positive and negative transformers is grounded via an external grounding resistor. Among the currents flowing when the electrodes are discharged, the difference between the positive-side effective static elimination current and the negative-side effective static elimination current that generates ions contributing to static elimination is detected by the voltage generated in the external grounding resistor, and the difference changes over time. The rate of change and the temporal change rate of the positive-side high voltage and the negative-side high voltage are determined, and one of the positive and negative effective static elimination current values is determined from the two kinds of temporal change rates using a constant relational expression. From this, the other effective static elimination current value is also determined based on this, and the positive and negative high voltage generation circuits are repeatedly and minutely controlled so that the positive and negative high voltages are totally reduced so that the obtained effective static elimination current value matches the set value. Gently By increasing or decreasing, the ion balance is controlled.
【0003】 実公平7−4797号公報 プラス側及びマイナス側の放電電極と、高周波トランス
と、該高周波トランスの一次側に接続されて直流電圧に
より自励発振する高周波発振回路と、高周波トランスの
二次側とプラス側の放電電極との間にダイオードとコン
デンサとを多段接続したプラス側倍電圧整流回路と、高
周波トランスの二次側とマイナス側の放電電極との間に
ダイオードとコンデンサとを多段接続したマイナス側倍
電圧整流回路とを有し、一般にプラスイオンよりもマイ
ナスイオンの方が発生量が多くなる傾向にあることか
ら、プラス側倍電圧整流回路の増幅段数をマイナス側倍
電圧整流回路の増幅段数よりも1段多くすることによっ
て、イオンバランスを図る。[0003] A positive electrode and a negative electrode, a high-frequency transformer, a high-frequency oscillator circuit connected to the primary side of the high-frequency transformer and self-excited by a DC voltage, and a high-frequency transformer A positive side voltage doubler rectifier circuit in which a diode and a capacitor are connected in multiple stages between the secondary side and the positive side discharge electrode, and a diode and capacitor are connected in multiple stages between the secondary side and the negative side discharge electrode of the high frequency transformer. It has a negative voltage doubler rectifier circuit connected to it. Generally, the amount of negative ions generated tends to be larger than that of positive ions. The number of amplification stages is increased by one to achieve ion balance.
【0004】[0004]
【発明が解決しようとする課題】しかし、の従来例で
は、微妙な制御が可能であるが、ハードウエアにおいて
正負それぞれについてトランスを含む高電圧生成回路が
必要であるに加え、各種の検出手段や制御回路や演算回
路等が必要で、全体の回路構成が非常に複雑になるとと
もに、ソフトウエアにおいても制御アルゴリズムが非常
に複雑で、高価になる。In the prior art, however, delicate control is possible. However, in addition to the hardware, a high voltage generating circuit including a transformer for each of positive and negative is required, and various detecting means and various detecting means are required. A control circuit, an arithmetic circuit, and the like are required, so that the entire circuit configuration becomes very complicated, and a control algorithm is also very complicated and expensive in software.
【0005】の従来例は、構成が簡素でしかも小型化
でき、複雑な制御回路等を必要としないので、の従来
例に比べ格段に安価に提供できるという利点があるが、
プラス側倍電圧整流回路とマイナス側倍電圧整流回路の
増幅段数差により、プラス・マイナスの高電圧に差(プ
ラス側をマイナス側よりも高くする)をもたせているだ
けであるので、その電圧差が1000V以上のオーダー
でしかも一定となり、プラス側のイオン発生量を増やし
過ぎてしまうとか、微妙なイオンバランス調整ができな
い問題があった。また、プラス・マイナスの放電電極に
帯電物体の帯電電位が高電圧の直流分として誘導され、
それが高周波トランスを貫通して高周波発振回路等に侵
入した場合、該高周波発振回路等が破壊する恐れがあっ
た。The conventional example has an advantage that it can be provided at a much lower cost than the conventional example because the configuration is simple and the size can be reduced and no complicated control circuit or the like is required.
Due to the difference in the number of amplification stages between the positive side voltage doubler rectifier circuit and the negative side voltage doubler rectifier circuit, only the positive and negative high voltages have a difference (the positive side is higher than the negative side), so the voltage difference However, there is a problem that the amount of ions generated on the plus side is excessively increased, and fine ion balance adjustment cannot be performed. In addition, the charging potential of the charged object is induced as a high-voltage DC component by the positive and negative discharge electrodes,
If it penetrates a high-frequency transformer and enters a high-frequency oscillation circuit or the like, the high-frequency oscillation circuit or the like may be broken.
【0006】本発明の目的は、上記の従来例を改良す
ることにより、その利点を維持しながら、欠点を解決す
ること、つまりプラス側のイオン発生量の増やし過ぎを
防止して微妙なイオンバランス調整を可能にすること、
高電圧の直流分による高周波発振回路等の破壊を防止す
ることにある。An object of the present invention is to improve the above-mentioned conventional example to solve the disadvantage while maintaining its advantages, that is, to prevent an excessive increase in the amount of ion generation on the plus side and to achieve a fine ion balance. Enabling adjustment,
An object of the present invention is to prevent a high-frequency oscillation circuit or the like from being damaged by a high-voltage DC component.
【0007】[0007]
【課題を解決するための手段】本発明は、プラス側及び
マイナス側の放電電極と、高周波トランスと、該高周波
トランスの一次側に接続されて直流電圧により自励発振
する高周波発振回路と、高周波トランスの二次側とプラ
ス側の放電電極との間にダイオードとコンデンサとを多
段接続したプラス側倍電圧整流回路と、高周波トランス
の二次側とマイナス側の放電電極との間にダイオードと
コンデンサとを多段接続したマイナス側倍電圧整流回路
とを有する直流除電装置において、次のような第1又は
第2の形態にしたことを特徴とする。SUMMARY OF THE INVENTION The present invention relates to a high-frequency oscillator, a high-frequency transformer, a high-frequency oscillation circuit connected to the primary side of the high-frequency transformer, and self-excited by a DC voltage. A positive side voltage doubler rectifier circuit in which a diode and a capacitor are connected in multiple stages between the secondary side of the transformer and the positive side discharge electrode, and a diode and a capacitor between the secondary side and the negative side discharge electrode of the high frequency transformer. And a multi-stage connected negative side voltage doubler rectifier circuit, characterized in that the following first or second mode is adopted.
【0008】第1の形態は、高周波トランスの一次側の
一方の入力端と二次側の一方の出力端とを接続して、高
周波発振回路の一方の入力端からプラス側倍電圧整流回
路及びマイナス側倍電圧整流回路の一方の入力端に至る
グランドラインを形成したこと、プラス側倍電圧整流回
路の増幅段数をマイナス側倍電圧整流回路の増幅段数よ
りも多くしたこと、プラス側倍電圧整流回路の一方の入
力端とグランドラインとの間に可変抵抗を接続したこと
を特徴とする。In a first embodiment, one input terminal on the primary side of a high-frequency transformer is connected to one output terminal on the secondary side, and a positive-side voltage doubler rectifier circuit and Forming a ground line to one input terminal of the negative side voltage doubler rectifier circuit, increasing the number of amplification stages of the positive side voltage doubler rectifier circuit more than that of the negative side voltage doubler rectifier circuit, positive side voltage doubler rectification A variable resistor is connected between one input terminal of the circuit and the ground line.
【0009】このような構成によると、プラス・マイナ
スの放電電極に帯電物体の帯電電位が高電圧の直流分と
して誘導され、それが高周波トランスを貫通しても、グ
ランドラインからアースへ逃がすことができる。プラス
側倍電圧整流回路の増幅段数をマイナス側倍電圧整流回
路の増幅段数よりも多くすることにより、プラス側のイ
オン発生量を増やし過ぎるようになる場合、プラス側倍
電圧整流回路の電圧を可変抵抗により適当に低下させる
ことで、微妙なイオンバランス調整ができる。According to such a configuration, the charged potential of the charged object is induced as a high voltage DC component by the plus / minus discharge electrodes, and even if it passes through the high frequency transformer, it is allowed to escape from the ground line to the ground. it can. If the number of amplification stages of the positive side voltage doubler rectifier is made larger than that of the negative side voltage doubler rectifier, the amount of ion generation on the positive side becomes too large. By appropriately lowering the resistance by resistance, fine ion balance adjustment can be performed.
【0010】第2の形態は、高周波トランスの一次側の
一方の入力端と二次側の一方の出力端とを接続して、高
周波発振回路の一方の入力端からプラス側倍電圧整流回
路及びマイナス側倍電圧整流回路の一方の入力端に至る
グランドラインを形成したこと、プラス側倍電圧整流回
路の増幅段数とマイナス側倍電圧整流回路の増幅段数と
を同じにしたこと、マイナス側倍電圧整流回路の一方の
入力端とグランドラインとの間に可変抵抗を接続したこ
とを特徴とする。In a second embodiment, one input terminal on the primary side of a high-frequency transformer is connected to one output terminal on the secondary side, and a positive-side voltage doubler rectifier circuit is connected from one input terminal of the high-frequency oscillation circuit. Forming a ground line to one input terminal of the negative side voltage doubler rectifier circuit, equalizing the number of amplification stages of the positive side voltage doubler rectifier circuit and the number of negative side voltage doubler rectifier circuits, negative side voltage doubler A variable resistor is connected between one input terminal of the rectifier circuit and the ground line.
【0011】このような構成によると、プラス・マイナ
スの放電電極に帯電物体の帯電電位が高電圧の直流分と
して誘導され、それが高周波トランスを貫通しても、グ
ランドラインからアースへ逃がすことができる。プラス
側倍電圧整流回路の増幅段数とマイナス側倍電圧整流回
路の増幅段数とを同じにすると、マイナス側のイオン発
生量が多くなる傾向となるが、マイナス側倍電圧整流回
路の電圧を可変抵抗により適当に低下させることで、微
妙なイオンバランス調整ができる。According to such a configuration, the charged potential of the charged object is induced as a high-voltage DC component to the plus / minus discharge electrodes, and even if it passes through the high-frequency transformer, it is allowed to escape from the ground line to the ground. it can. When the number of amplification stages of the positive side voltage doubler rectifier circuit and the number of amplification stages of the negative side voltage doubler rectifier circuit are the same, the amount of ion generation on the negative side tends to increase, but the voltage of the negative side voltage doubler rectifier circuit is changed by a variable resistor. , The ion balance can be finely adjusted.
【0012】[0012]
【発明の実施の形態】次に、本発明の実施の形態を図面
に基づいて詳述する。Next, embodiments of the present invention will be described in detail with reference to the drawings.
【0013】図1は本発明の第1実施例を示す。この直
流除電装置は、大きくは、連続的又は間欠的に高周波発
振する高周波発振部1と、その高周波出力からプラス・
マイナスそれぞれの直流高電圧を生成する倍電圧整流部
2と、そのプラス・マイナスそれぞれの高電圧を印加さ
れるプラス・マイナスそれぞれの放電電極3A・3Bと
からなっている。FIG. 1 shows a first embodiment of the present invention. This DC static eliminator is mainly composed of a high frequency oscillating unit 1 which continuously or intermittently oscillates a high frequency, and a plus / minus output from its high frequency output.
It comprises a voltage doubler rectifier 2 for generating each negative DC high voltage, and positive and negative discharge electrodes 3A and 3B to which the positive and negative high voltages are applied.
【0014】高周波発振部1は、外部電源からの電圧を
一定の直流電圧にする定電圧回路4と、その一定の直流
電圧により自励で連続的又は間欠的に高周波発振して高
周波トランス5の二次側に高周波の高電圧を連続的又は
間欠的に出力する高周波発振回路6と、その発振動作を
発光ダイオード7の点灯により表示する動作表示回路8
とで構成されている。The high-frequency oscillation unit 1 includes a constant voltage circuit 4 for converting a voltage from an external power supply to a constant DC voltage, and a high-frequency transformer 5 which oscillates continuously or intermittently with the constant DC voltage and continuously or intermittently oscillates. A high-frequency oscillating circuit 6 for continuously or intermittently outputting a high-frequency high voltage to the secondary side, and an operation display circuit 8 for displaying the oscillating operation by lighting a light-emitting diode 7
It is composed of
【0015】高周波トランス5の一次側コイル5aの一
端と二次側コイル5bの一端は互いに接続され、また一
次側コイル5aの一端は、高周波発振部1の入力側グラ
ンド端子9に、二次側コイル5bの一端は、高周波発振
部1の出力側グランド端子10にそれぞれ接続され、更
にこの出力側グランド端子10は、倍電圧整流部2の入
力側グランド端子11とも接続されており、高周波発振
部1の入力側グランド端子9から倍電圧整流部2の入力
側グランド端子11へ至るグランドライン12が形成さ
れている。高周波発振部1及び倍電圧整流部2は、この
グランドライン12を基準として電位の極性及び大きさ
が決まる。One end of the primary coil 5a of the high-frequency transformer 5 and one end of the secondary coil 5b are connected to each other, and one end of the primary coil 5a is connected to the input-side ground terminal 9 of the high-frequency oscillator 1 and to the secondary side. One end of the coil 5b is connected to the output-side ground terminal 10 of the high-frequency oscillating unit 1, and the output-side ground terminal 10 is also connected to the input-side ground terminal 11 of the voltage doubler rectifier 2. A ground line 12 is formed from one input-side ground terminal 9 to the input-side ground terminal 11 of the voltage doubler rectifier 2. The polarity and magnitude of the potential of the high-frequency oscillator 1 and the voltage doubler rectifier 2 are determined based on the ground line 12.
【0016】高周波発振部1の電圧出力端子13には倍
電圧整流部2の電圧入力端子14が接続されており、高
周波トランス5の二次側コイル5bからの高周波の高電
圧がこれら端子13・14を通じて倍電圧整流部2に印
加される。A voltage output terminal 13 of the high-frequency oscillator 1 is connected to a voltage input terminal 14 of the voltage doubler rectifier 2, and a high-frequency high voltage from the secondary coil 5 b of the high-frequency transformer 5 is applied to these terminals 13. The voltage is applied to the voltage doubler rectifier 2 through 14.
【0017】倍電圧整流部2は、グランド端子11及び
電圧入力端子14に互いに並列接続したプラス側倍電圧
整流回路2Aとマイナス側倍電圧整流回路2Bとからな
る。これら倍電圧整流回路2A・2Bは、それぞれダイ
オードDとコンデンサCとを直列に積み重ねるように接
続することにより、その積み重ねた段数だけ、高周波ト
ランス5の二次電圧の倍数の高圧直流電圧が得られる。
この第1実施例では、プラス側の電圧を高くするため、
マイナス側倍電圧整流回路2Bよりもプラス側倍電圧整
流回路2Aの増幅段数を1段だけ多くしてある。これら
プラス・マイナスの倍電圧整流回路2A・2Bの出力端
は、倍電圧整流部2のプラス・マイナスの出力端子15
A・15Bにそれぞれ接続されている。そして、これら
プラス・マイナスの出力端子15A・15Bは、放電電
極3A・3Bとそれぞれ抵抗結合にするため、プラス・
マイナス別々に抵抗16A・16Bを介して放電電極2
A・2Bに接続されている。The voltage doubler rectifier 2 comprises a plus voltage doubler rectifier circuit 2A and a negative voltage doubler rectifier circuit 2B connected in parallel to the ground terminal 11 and the voltage input terminal 14. The voltage doubler rectifier circuits 2A and 2B are each connected in a manner that a diode D and a capacitor C are stacked in series, so that a high voltage DC voltage that is a multiple of the secondary voltage of the high frequency transformer 5 can be obtained by the number of stacked layers. .
In the first embodiment, in order to increase the voltage on the plus side,
The number of amplification stages of the plus-side voltage doubler rectifier circuit 2A is increased by one compared with the minus-side voltage doubler rectifier circuit 2B. The output terminals of the plus / minus voltage doubler rectifier circuits 2A and 2B are connected to the plus / minus output terminals 15 of the voltage doubler rectifier 2.
A.15B. The positive and negative output terminals 15A and 15B are connected to the discharge electrodes 3A and 3B by resistance, respectively.
Discharge electrode 2 through minus 16A and 16B separately
A.2B.
【0018】倍電圧整流部2の入力側にはボリューム用
端子17・18が設けられ、これら端子17・18間に
可変抵抗19が接続されている。プラス側倍電圧整流回
路2Aの一方の入力端は、倍電圧整流部2の電圧入力端
子14に接続されているが、他方の入力端はボリューム
用端子17に接続され、またボリューム用端子18は、
倍電圧整流回路2の入力側グランド端子11に接続され
ている。従って、プラス側倍電圧整流回路2Aの他方の
入力端は、可変抵抗19を介してグランドライン12に
接続される。これに対して、マイナス側倍電圧整流回路
2Bの一方の入力端は、倍電圧整流部2の電圧入力端子
14に接続されているが、他方の入力端は、可変抵抗1
9を介さずにグランドライン12に接続される。The input terminals of the voltage doubler rectifier 2 are provided with volume terminals 17 and 18, and a variable resistor 19 is connected between the terminals 17 and 18. One input terminal of the positive-side voltage doubler rectifier circuit 2A is connected to a voltage input terminal 14 of the voltage doubler rectifier 2, while the other input terminal is connected to a volume terminal 17 and a volume terminal 18 ,
It is connected to the input-side ground terminal 11 of the voltage doubler rectifier circuit 2. Therefore, the other input terminal of the positive side voltage doubler rectifier circuit 2 </ b> A is connected to the ground line 12 via the variable resistor 19. On the other hand, one input terminal of the negative-side voltage doubler rectifier circuit 2B is connected to the voltage input terminal 14 of the voltage doubler rectifier 2, while the other input terminal is connected to the variable resistor 1
9 is connected to the ground line 12 without passing through.
【0019】図1に示す構成では、マイナス側倍電圧整
流回路2Bよりもプラス側倍電圧整流回路2Aの増幅段
数が1段だけ多いので、これら倍電圧整流回路2A・2
Bの出力電圧は、プラス側が増幅段数の1段分だけ高く
なる。この決まった電圧差だけで、プラス・マイナスの
放電電極3A・3Bからの放電によるイオン発生量が等
しくなれば、可変抵抗19による調整は不要であるが、
プラス側を高くし過ぎ勝ちになるため、その高くなり過
ぎた分だけ可変抵抗19によりプラス側の出力電圧を低
く調整すれば、プラス・マイナスのイオンバランス精度
が向上する。In the configuration shown in FIG. 1, the number of amplification stages of the plus side voltage doubler rectifier circuit 2A is one more than that of the minus side voltage doubler rectifier circuit 2B.
The output voltage of B is higher on the plus side by one stage than the number of amplification stages. If the amount of ions generated by the discharge from the plus and minus discharge electrodes 3A and 3B becomes equal only by the determined voltage difference, the adjustment by the variable resistor 19 is unnecessary,
Since the plus side is made too high to win, if the output voltage on the plus side is adjusted to be low by the variable resistor 19 by the excess, the ion balance accuracy of plus and minus is improved.
【0020】プラス側倍電圧整流回路2Aとマイナス側
倍電圧整流回路2Bの両方とも、グランドライン12を
通じて高周波発振部1の入力側グランド端子9に接続さ
れるので、これら倍電圧整流回路2A・2Bからの高電
圧の直流分が高周波トランス5を貫通してその一次側に
侵入しても、アースへ逃がすことができるので、高周波
発振部1内の各種回路素子の破壊を防止できる。Since both the positive side voltage doubler rectifier circuit 2A and the negative side voltage doubler rectifier circuit 2B are connected to the input side ground terminal 9 of the high-frequency oscillator 1 through the ground line 12, these voltage doubler rectifier circuits 2A and 2B Even if a high-voltage DC component from the power supply penetrates the high-frequency transformer 5 and enters the primary side thereof, it can escape to the ground, so that various circuit elements in the high-frequency oscillator 1 can be prevented from being destroyed.
【0021】次に、図2に示す第2実施例は、プラス・
マイナスの倍電圧整流回路2A・2Bの増幅段数は同じ
にして、マイナス側倍電圧整流回路2Bの他方の入力端
を可変抵抗19を介してグランドライン12に接続し、
マイナス側倍電圧整流回路2Bの出力電圧を、プラス側
よりも可変抵抗19で調整した分だけ低くすることによ
り、微妙なイオンバランス調整を可能としたものであ
る。Next, the second embodiment shown in FIG.
The number of amplification stages of the negative voltage doubler rectifier circuits 2A and 2B is the same, and the other input terminal of the negative voltage doubler rectifier circuit 2B is connected to the ground line 12 via the variable resistor 19;
By making the output voltage of the negative side voltage doubler rectifier circuit 2B lower than the positive side by the amount adjusted by the variable resistor 19, fine ion balance adjustment is enabled.
【0022】[0022]
【発明の効果】以上説明したように本発明によれば、プ
ラス・マイナスの放電電極に帯電物体の帯電電位が高電
圧の直流分として誘導され、それが高周波トランスを貫
通しても、グランドラインからアースへ逃がすことがで
きるので、高周波発振回路等の破壊を防止することがで
きる。また、可変抵抗でプラス側又はマイナスの倍電圧
整流回路の出力電圧を可変するだけで、微妙なイオンバ
ランス調整が可能であり、イオンバランス精度を簡単に
向上させることができる。As described above, according to the present invention, the charging potential of the charged object is induced as a high voltage DC component by the plus / minus discharge electrodes, and even if it penetrates the high frequency transformer, the ground line is applied. From the ground to the ground, so that the high-frequency oscillation circuit and the like can be prevented from being broken. Further, only by varying the output voltage of the positive or negative voltage doubler rectifier circuit with a variable resistor, fine ion balance adjustment is possible, and the ion balance accuracy can be easily improved.
【図1】本発明の第1実施例を示す回路図である。FIG. 1 is a circuit diagram showing a first embodiment of the present invention.
【図2】第2実施例を示す回路図である。FIG. 2 is a circuit diagram showing a second embodiment.
1 高周波発振部 2 倍電圧整流部 2A プラス側倍電圧整流回路 2B マイナス側倍電圧整流回路 3A プラス側放電電極 3B マイナス側放電電極 4 定電圧回路 5 高周波トランス 6 高周波発振回路 19 可変抵抗 C コンデンサ D ダイオード DESCRIPTION OF SYMBOLS 1 High frequency oscillation part 2 Double voltage rectification part 2A Positive side voltage doubler rectifier circuit 2B Minus side voltage doubler rectifier circuit 3A Positive side discharge electrode 3B Minus side discharge electrode 4 Constant voltage circuit 5 High frequency transformer 6 High frequency oscillator circuit 19 Variable resistance C Capacitor D diode
Claims (2)
周波トランスと、該高周波トランスの一次側に接続され
て直流電圧により自励発振する高周波発振回路と、高周
波トランスの二次側とプラス側の放電電極との間にダイ
オードとコンデンサとを多段接続したプラス側倍電圧整
流回路と、高周波トランスの二次側とマイナス側の放電
電極との間にダイオードとコンデンサとを多段接続した
マイナス側倍電圧整流回路とを有する直流除電装置にお
いて、前記高周波トランスの一次側の一方の入力端と二
次側の一方の出力端とを接続して、前記高周波発振回路
の一方の入力端からプラス側倍電圧整流回路及びマイナ
ス側倍電圧整流回路の一方の入力端に至るグランドライ
ンを形成したこと、前記プラス側倍電圧整流回路の増幅
段数をマイナス側倍電圧整流回路の増幅段数よりも多く
したこと、プラス側倍電圧整流回路の一方の入力端と前
記グランドラインとの間に可変抵抗を接続したことを特
徴とする直流除電装置。1. A high-frequency transformer, a high-frequency transformer, a high-frequency oscillation circuit connected to a primary side of the high-frequency transformer and self-excited by a DC voltage, and a secondary and a positive side of the high-frequency transformer The positive side voltage doubler rectifier circuit in which a diode and a capacitor are connected in multiple stages between the discharge electrodes and the negative side voltage in which a diode and a capacitor are connected in multiple stages between the secondary side and the negative side discharge electrode of a high-frequency transformer A DC rectifier circuit having a voltage rectifier circuit, wherein one input terminal on the primary side of the high-frequency transformer and one output terminal on the secondary side are connected to each other, and a positive input is supplied from one input terminal of the high-frequency oscillation circuit. A ground line leading to one input terminal of the voltage rectifier circuit and the negative side voltage doubler rectifier circuit is formed. It has more than amplification stages of the voltage rectifier circuit, a DC static eliminator, characterized by connecting a variable resistor between the one input terminal of the positive-side voltage doubler rectifier circuit and the ground line.
周波トランスと、該高周波トランスの一次側に接続され
て直流電圧により自励発振する高周波発振回路と、高周
波トランスの二次側とプラス側の放電電極との間にダイ
オードとコンデンサとを多段接続したプラス側倍電圧整
流回路と、高周波トランスの二次側とマイナス側の放電
電極との間にダイオードとコンデンサとを多段接続した
マイナス側倍電圧整流回路とを有する直流除電装置にお
いて、前記高周波トランスの一次側の一方の入力端と二
次側の一方の出力端とを接続して、前記高周波発振回路
の一方の入力端からプラス側倍電圧整流回路及びマイナ
ス側倍電圧整流回路の一方の入力端に至るグランドライ
ンを形成したこと、前記プラス側倍電圧整流回路の増幅
段数とマイナス側倍電圧整流回路の増幅段数とを同じに
したこと、マイナス側倍電圧整流回路の一方の入力端と
前記グランドラインとの間に可変抵抗を接続したことを
特徴とする直流除電装置。2. A high-frequency transformer, a high-frequency transformer, a high-frequency oscillation circuit connected to a primary side of the high-frequency transformer and self-excited by a DC voltage, and a secondary and a positive side of the high-frequency transformer. The positive side voltage doubler rectifier circuit in which a diode and a capacitor are connected in multiple stages between the discharge electrodes and the negative side voltage in which a diode and a capacitor are connected in multiple stages between the secondary side and the negative side discharge electrode of a high-frequency transformer A DC rectifier circuit having a voltage rectifier circuit, wherein one input terminal on the primary side of the high-frequency transformer and one output terminal on the secondary side are connected to each other, and a positive input is supplied from one input terminal of the high-frequency oscillation circuit. Forming a ground line to one input terminal of the voltage rectifier circuit and the negative side voltage doubler rectifier circuit; It has an amplifying stages of the voltage rectifier circuit in the same DC neutralization apparatus characterized by connecting a variable resistor between the one input terminal of the negative side voltage doubler rectifier circuit and the ground line.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21998896A JP2887743B2 (en) | 1996-08-21 | 1996-08-21 | DC static eliminator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21998896A JP2887743B2 (en) | 1996-08-21 | 1996-08-21 | DC static eliminator |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH1064691A true JPH1064691A (en) | 1998-03-06 |
JP2887743B2 JP2887743B2 (en) | 1999-04-26 |
Family
ID=16744172
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21998896A Expired - Fee Related JP2887743B2 (en) | 1996-08-21 | 1996-08-21 | DC static eliminator |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2887743B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011124046A (en) * | 2009-12-09 | 2011-06-23 | Smc Corp | Ionizer and static elimination method |
EP2512682A1 (en) * | 2009-12-17 | 2012-10-24 | Periso SA | Bipolar air ionization method and corresponding air bipolar ionization circuit |
DE102013109797A1 (en) | 2012-09-10 | 2014-03-13 | Smc Kabushiki Kaisha | ionizer |
JP2019506950A (en) * | 2016-02-29 | 2019-03-14 | パルス バイオサイエンセズ, インコーポレイテッドPulse Biosciences, Inc. | High voltage analog circuit pulser and pulse generator discharge circuit |
-
1996
- 1996-08-21 JP JP21998896A patent/JP2887743B2/en not_active Expired - Fee Related
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011124046A (en) * | 2009-12-09 | 2011-06-23 | Smc Corp | Ionizer and static elimination method |
EP2512682A1 (en) * | 2009-12-17 | 2012-10-24 | Periso SA | Bipolar air ionization method and corresponding air bipolar ionization circuit |
JP2013514619A (en) * | 2009-12-17 | 2013-04-25 | ペリソ・ソシエテ・アノニム | Air bipolar ionization method and corresponding air bipolar ionization circuit |
DE102013109797A1 (en) | 2012-09-10 | 2014-03-13 | Smc Kabushiki Kaisha | ionizer |
US9025302B2 (en) | 2012-09-10 | 2015-05-05 | Smc Kabushiki Kaisha | Ionizer |
JP2019506950A (en) * | 2016-02-29 | 2019-03-14 | パルス バイオサイエンセズ, インコーポレイテッドPulse Biosciences, Inc. | High voltage analog circuit pulser and pulse generator discharge circuit |
US10874451B2 (en) | 2016-02-29 | 2020-12-29 | Pulse Biosciences, Inc. | High-voltage analog circuit pulser and pulse generator discharge circuit |
US11723712B2 (en) | 2016-02-29 | 2023-08-15 | Pulse Biosciences, Inc. | High-voltage analog circuit pulser and pulse generator discharge circuit |
US12076072B2 (en) | 2016-02-29 | 2024-09-03 | Pulse Biosciences, Inc. | High-voltage analog circuit pulser and pulse generator discharge circuit |
Also Published As
Publication number | Publication date |
---|---|
JP2887743B2 (en) | 1999-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4328858B2 (en) | Bipolar ion generation method and apparatus | |
US5317497A (en) | Internally excited, controlled transformer saturation, inverter circuitry | |
JP2008135329A (en) | Charge neutralizer | |
JP2887743B2 (en) | DC static eliminator | |
US5128593A (en) | Power supply for gas-filled lamps | |
KR960010828B1 (en) | High power factor power supply | |
KR910700598A (en) | Circuit and method for driving and controlling gas discharge lamp | |
JPH06276677A (en) | Inrush current preventive circuit | |
JPH0731296Y2 (en) | Stabilized power supply | |
US20050105241A1 (en) | Negative ions generating circuit design with decreasing high frequency noise and apparatus thereof | |
US5589739A (en) | Hybrid ballast for high pressure discharge lamp | |
JP3285161B2 (en) | Inverter device | |
US6781384B2 (en) | Enhancing the stability of electrical discharges | |
JPH10155271A (en) | Boosting circuit | |
JPH07177749A (en) | Power supply unit | |
US4124846A (en) | Method and apparatus for providing output indications in response to the presence of an electromagnetic energy receptor | |
SU1251249A1 (en) | High-voltage smoothing filter | |
JPH0733406A (en) | Ozone generator | |
JPS5960996A (en) | Device for firing discharge lamp | |
SU953701A2 (en) | Device for charging reservoir capacitor | |
JP2002262558A (en) | High-voltage generator | |
JP2010146840A (en) | High voltage generating circuit | |
JPH0866012A (en) | Cycle control type solid state relay | |
KR20000044790A (en) | Lamp stabilizing apparatus of ballast for a high voltage discharging lamp | |
JPH10144494A (en) | High frequency number x-ray generating device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090219 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090219 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100219 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110219 Year of fee payment: 12 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110219 Year of fee payment: 12 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120219 Year of fee payment: 13 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120219 Year of fee payment: 13 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130219 Year of fee payment: 14 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130219 Year of fee payment: 14 |
|
R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130219 Year of fee payment: 14 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130219 Year of fee payment: 14 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140219 Year of fee payment: 15 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |