JP3285161B2 - Inverter device - Google Patents
Inverter deviceInfo
- Publication number
- JP3285161B2 JP3285161B2 JP30873892A JP30873892A JP3285161B2 JP 3285161 B2 JP3285161 B2 JP 3285161B2 JP 30873892 A JP30873892 A JP 30873892A JP 30873892 A JP30873892 A JP 30873892A JP 3285161 B2 JP3285161 B2 JP 3285161B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- power supply
- capacitor
- resistors
- primary winding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B20/00—Energy efficient lighting technologies, e.g. halogen lamps or gas discharge lamps
Description
【０００１】[0001]
【産業上の利用分野】この発明は、例えば、放電灯を点
灯するために用いられ、スイッチング素子としてＦＥＴ
やＩＧＢＴ（絶縁ゲート型バイポーラトランジスタ）を
使用し、直流電力を交流電力に変換する定電流型インバ
ータ装置に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention is used, for example, for lighting a discharge lamp, and uses a FET as a switching element.
The present invention relates to a constant-current type inverter device that converts DC power into AC power using an IGBT or an insulated gate bipolar transistor (IGBT).
【０００２】[0002]
【従来の技術】従来のこの種のインバータ装置を図２Ａ
に示す。直流電源１１の一端（正側）はチョークコイル
１２を通じてトランス１３の１次巻線１４の中点に接続
され、直流電源１１の他端（負側）は、スイッチング素
子１５、１６をそれぞれ通じて１次巻線１４の両端に接
続される。スイッチング素子１５、１６にはＭＯＳＦＥ
Ｔ又はＩＧＢＴが用いられる。トランス１３の帰還用巻
線１７の両端は、それぞれＦＥＴ１５、１６の各ゲート
に接続される。直流電源１１の両端間に抵抗器１８、１
９の直列回路が接続され、又抵抗器２１、２２の直列回
路が接続される。抵抗器１８、１９の接続点はＦＥＴ１
５のゲートに接続され、抵抗器２１、２２の接続点はＦ
ＥＴ１６のゲートに接続される。トランス１３の２次巻
線２３の両端間に負荷として、例えば、放電灯２４が接
続される。１次巻線１４の両端間に共振用コンデンサ２
０が接続される。2. Description of the Related Art FIG. 2A shows a conventional inverter device of this kind.
Shown in One end (positive side) of the DC power supply 11 is connected to the middle point of the primary winding 14 of the transformer 13 through the choke coil 12, and the other end (negative side) of the DC power supply 11 passes through the switching elements 15 and 16, respectively. It is connected to both ends of the primary winding 14. Switching elements 15 and 16 have MOSFE
T or IGBT is used. Both ends of the feedback winding 17 of the transformer 13 are connected to respective gates of the FETs 15 and 16, respectively. A resistor 18, 1 is connected between both ends of the DC power supply 11.
9 are connected, and a series circuit of resistors 21 and 22 is connected. The connection point between the resistors 18 and 19 is FET1
5 and the connection point of the resistors 21 and 22 is F
Connected to the gate of ET16. For example, a discharge lamp 24 is connected between both ends of the secondary winding 23 of the transformer 13 as a load. Resonant capacitor 2 between both ends of primary winding 14
0 is connected.
【０００３】このような構成において、電源１１を接続
すると、そのバイアス回路、つまり抵抗器１８、１９の
回路と抵抗器２１、２２の回路からＦＥＴ１５、１６の
ゲートに対してそれぞれバイアス電圧が与えられるが、
ＦＥＴ１５、１６のそのゲート、ソース間のしきい値電
圧のばらつきにより、そのしきい値電圧が小さい方のＦ
ＥＴが先にオンとなる。例えば、ＦＥＴ１５がオンとな
ったとすると、電源１１からチョークコイル１２、１次
巻線１４、ＦＥＴ１５を通じて電流が流れると同時に、
１次巻線１４及び共振用コンデンサ２６の共振回路に共
振電流が流れる。この共振電流にもとずく電圧が帰還用
巻線１７を介して正帰還され、ＦＥＴ１５はオン状態
を、ＦＥＴ１６はオフ状態を続ける。しかし、前記共振
電流が反転するようになって、ＦＥＴ１５のゲート電圧
がそのしきい値電圧以下となり、ＦＥＴ１５がオフとな
る。一方ＦＥＴ１６のゲート電圧がそのしきい値電圧よ
り高くなってＦＥＴ１６がオンとなり、これによりＦＥ
Ｔ１６を流れる電流により１次巻線１４とコンデンサ２
０との共振回路に共振電流が流れ、これは前記共振電流
と逆位相となる。よって、ＦＥＴ１５、１６が交互にオ
ン、オフして、これに伴った交流電圧がトランス１３の
２次側に得られる。In such a configuration, when the power supply 11 is connected, a bias voltage is applied to the gates of the FETs 15 and 16 from the bias circuit, that is, the circuits of the resistors 18 and 19 and the circuits of the resistors 21 and 22. But,
Due to the variation in the threshold voltage between the gate and the source of the FETs 15 and 16, the smaller threshold voltage F
ET turns on first. For example, if the FET 15 is turned on, a current flows from the power supply 11 through the choke coil 12, the primary winding 14, and the FET 15, and at the same time,
A resonance current flows through the resonance circuit of the primary winding 14 and the resonance capacitor 26. The voltage based on the resonance current is fed back through the feedback winding 17, and the FET 15 keeps on and the FET 16 keeps off. However, since the resonance current is inverted, the gate voltage of the FET 15 becomes lower than the threshold voltage, and the FET 15 is turned off. On the other hand, the gate voltage of the FET 16 becomes higher than the threshold voltage, and the FET 16 is turned on.
The current flowing through T16 causes the primary winding 14 and the capacitor 2
A resonance current flows through the resonance circuit with zero, which has an opposite phase to the resonance current. Therefore, the FETs 15 and 16 are alternately turned on and off, and an AC voltage associated therewith is obtained on the secondary side of the transformer 13.
【０００４】[0004]
【発明が解決しようとする課題】図２Ａに示した、従来
のインバータ装置において、その直流電源１１の電圧が
比較的低く、例えば１２Ｖ程度である場合、一方ＦＥＴ
１５、１６のゲート、ソース間のしきい値電圧は、例え
ば５乃至６Ｖ程度あり比較的高い値であるため、直流電
源１１の電圧が変動すると、その変動に対するＦＥＴ１
５、１６の動作余裕度が少ないため、安定な発振が得ら
れなくなる。In the conventional inverter device shown in FIG. 2A, when the voltage of the DC power supply 11 is relatively low, for example, about 12 V, one FET
The threshold voltage between the gate and the source of each of the gates 15 and 16 is relatively high, for example, about 5 to 6 V. Therefore, when the voltage of the DC power supply 11 fluctuates, the FET 1 responds to the fluctuation.
Since the operation margins 5 and 16 are small, stable oscillation cannot be obtained.
【０００５】このため、例えば従来において、図２Ｂ
に、図２Ａと対応する部分に同一符号を付けて示すよう
に、直流電源１１の両端に定電圧回路２６を接続し、そ
の定電圧回路２６の出力側に抵抗器１８、１９及び抵抗
器２１、２２の各バイアス回路を接続して、ＦＥＴ１
５、１６のゲートに与えるバイアス電圧を安定化するこ
とが提案されている。しかし、例えば図２Ｃに示すよう
に、そのＦＥＴ１５、１６に対するバイアス用に必要な
電圧は、例えば約８Ｖであり、定電圧回路２６の入出力
間飽和電圧を約３Ｖとすると、電源電圧１２Ｖに対して
１Ｖしか電圧変動余裕が無い。このため、例えば車両に
搭載の蓄電池を電源１１として用いていると、車両内で
各種機器を動作したり、その自動車の制御状態によって
は電源１１の電圧降下が比較的大きく一時的に発生する
ため、電源１１の出力電圧が１１Ｖより下がってしま
い、安定した発振が行われなくなる。For this reason, for example, FIG.
2A, a constant voltage circuit 26 is connected to both ends of the DC power supply 11, and resistors 18 and 19 and a resistor 21 are connected to the output side of the constant voltage circuit 26. , 22 are connected, and FET1
It has been proposed to stabilize the bias voltage applied to the gates 5 and 16. However, for example, as shown in FIG. 2C, the voltage required for biasing the FETs 15 and 16 is, for example, about 8 V. When the input / output saturation voltage of the constant voltage circuit 26 is about 3 V, the power supply voltage is 12 V. Therefore, there is only a voltage variation margin of 1 V. For this reason, for example, when a storage battery mounted on a vehicle is used as the power supply 11, various devices operate in the vehicle, and the voltage drop of the power supply 11 is relatively large and temporarily occurs depending on the control state of the vehicle. Then, the output voltage of the power supply 11 drops below 11 V, and stable oscillation is not performed.
【０００６】[0006]
【課題を解決するための手段】この発明によれば、チョ
ークコイルと１次巻線との接続点が、ダイオード−コン
デンサを通じて、直流電源の他端（負側）に接続され、
そのコンデンサの両端に定電圧回路が接続され、その定
電圧回路の出力から第１、第２スイッチング素子のゲー
トに対するバイアス電圧が得られるようにされる。According to the present invention, the connection point between the choke coil and the primary winding is connected to the other end (negative side) of the DC power supply through the diode-capacitor.
A constant voltage circuit is connected to both ends of the capacitor, and a bias voltage for the gates of the first and second switching elements is obtained from the output of the constant voltage circuit.
【０００７】[0007]
【実施例】図１Ａにこの発明の実施例を示し、図２と対
応する部分に同一符号を付けて示す。この発明において
は、チョークコイル１２及び１次巻線１４の接続点はダ
イオード２８を通じ、更にコンデンサ２９を通じて直流
電源１１の負側に接続される。コンデンサ２９の両端に
定電圧回路２６が接続され、定電圧回路２６の出力側に
抵抗器１８、１９及び２１、２２の各バイアス回路が接
続される。FIG. 1A shows an embodiment of the present invention, in which parts corresponding to those in FIG. In the present invention, the connection point between the choke coil 12 and the primary winding 14 is connected to the negative side of the DC power supply 11 through a diode 28 and further through a capacitor 29. A constant voltage circuit 26 is connected to both ends of the capacitor 29, and respective bias circuits of the resistors 18, 19 and 21 and 22 are connected to an output side of the constant voltage circuit 26.
【０００８】この構成によれば、前述したようにしてＦ
ＥＴ１５、１６が交互にオン、オフして発振が行われる
と、そのチョークコイル１２及び１次巻線１４の接続点
３１の電圧Ｖには、図１Ｂに示すように交流電圧となっ
ており、この交流電圧の尖頭値は電源１１の電圧Ｖ1 の
約√２倍であって、つまり約１．５Ｖ1 となる。従って
電源１１の電圧Ｖ1 を１２Ｖとすると、接続点３１の電
圧Ｖ2 の尖頭値は約１８Ｖとなり、ダイオード２８を通
じてコンデンサ２９にこの尖頭値電圧で充電され、従っ
てコンデンサ２９の両端間電圧は約１７Ｖとなる。つま
り定電圧回路２６の入力は約１７Ｖとなり、従って図１
Ｃに示すように、図２Ｃの場合と同一条件の場合におい
て電圧変動余裕は約６Ｖとなる。このため電源１１の電
圧がかなり変動してもＦＥＴ１５、１６のバイアスが安
定に得られ、正しいスイッチング動作が行われ、安定な
発振出力が得られる。According to this configuration, as described above, F
When the ETs 15 and 16 are turned on and off alternately to oscillate, the voltage V at the connection point 31 between the choke coil 12 and the primary winding 14 is an AC voltage as shown in FIG. 1B. The peak value of this AC voltage is about √2 times the voltage V 1 of the power supply 11, that is, about 1.5 V 1 . Therefore, if the voltage V 1 of the power supply 11 is 12 V, the peak value of the voltage V 2 at the connection point 31 is about 18 V, and the capacitor 29 is charged with this peak voltage through the diode 28, so that the voltage across the capacitor 29 is obtained. Is about 17V. That is, the input of the constant voltage circuit 26 is about 17 V, and
As shown in FIG. 2C, the voltage variation margin is about 6 V under the same conditions as in FIG. 2C. For this reason, even if the voltage of the power supply 11 fluctuates considerably, the biases of the FETs 15 and 16 can be obtained stably, a correct switching operation is performed, and a stable oscillation output can be obtained.
【０００９】[0009]
【発明の効果】以上述べたようにこの発明によれば、ト
ランスの１次側の電圧をピーク検波して、そのピーク値
までコンデンサに充電し、そのコンデンサの電圧を定電
圧回路に印加し、その定電圧回路からスイッチング素子
のゲートに対するバイアスを与えているため、電源電圧
が瞬時的に比較的大きく降下しても安定したバイアス電
圧が得られ、異状発振やスイッチング素子を破壊する恐
れがない。特に電源電圧が５乃至１２Ｖ以下の低い場合
においても、安定に動作するインバータ装置が得られ
る。As described above, according to the present invention, the voltage on the primary side of the transformer is peak-detected, the capacitor is charged up to the peak value, and the voltage of the capacitor is applied to the constant voltage circuit. Since a bias is applied to the gate of the switching element from the constant voltage circuit, a stable bias voltage can be obtained even if the power supply voltage drops relatively large instantaneously, and there is no risk of abnormal oscillation or destruction of the switching element. In particular, even when the power supply voltage is as low as 5 to 12 V or less, an inverter device that operates stably can be obtained.
【図１】Ａはこの発明の実施例を示す接続図、Ｂはその
チョークコイル及び１次巻線の接続点の電圧波形を示す
図、Ｃは電圧変動に対する余裕を示す図である。FIG. 1A is a connection diagram showing an embodiment of the present invention, FIG. 1B is a diagram showing a voltage waveform at a connection point between a choke coil and a primary winding, and FIG. 1C is a diagram showing a margin for voltage fluctuation.
【図２】Ａ及びＢは従来のインバータ装置を示す接続
図、Ｃはその図Ｂの電圧変動余裕を示す図である。2A and 2B are connection diagrams showing a conventional inverter device, and FIG. 2C is a diagram showing a voltage fluctuation margin in FIG.
───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7，ＤＢ名) H02M 7/537 H02M 7/5383 H05B 41/24 H05B 41/282 ──────────────────────────────────────────────────続 き Continued on the front page (58) Field surveyed (Int.Cl. 7 , DB name) H02M 7/537 H02M 7/5383 H05B 41/24 H05B 41/282
Claims (1)
じてトランスの１次巻線の中点に接続され、 上記直流電源の他端が第１、第２スイッチング素子をそ
れぞれ通じて、上記１次巻線の両端に接続され、 上記１次巻線の両端間に共振用の第１コンデンサが接続
され、 上記トランスの帰還用巻線の両端がそれぞれ上記第１、
第２スイッチング素子のゲートに接続され、 上記チョークコイル及び上記１次巻線の接続点が、ダイ
オード−第２コンデンサを通じて上記電源の他端に接続
され、 上記第２コンデンサの両端に定電圧回路が接続され、 その定電圧回路の出力側に第１、第２抵抗器の直列回路
と、第３、第４抵抗器の直列回路とが接続され、 上記第１、第２抵抗器の接続点が上記第１スイッチング
素子のゲートに接続され、 上記第３、第４抵抗器の接続点が上記第２スイッチング
素子のゲートに接続されているインバータ装置。1. One end of a DC power supply is connected to a middle point of a primary winding of a transformer through a choke coil, and the other end of the DC power supply passes through first and second switching elements, respectively. A first capacitor for resonance is connected between both ends of the primary winding, and both ends of a feedback winding of the transformer are connected to the first and second ends, respectively.
A connection point of the choke coil and the primary winding is connected to the other end of the power supply through a diode-second capacitor, and a constant voltage circuit is provided at both ends of the second capacitor. The series circuit of the first and second resistors and the series circuit of the third and fourth resistors are connected to the output side of the constant voltage circuit, and the connection point of the first and second resistors is An inverter device connected to a gate of the first switching element, and a connection point of the third and fourth resistors connected to a gate of the second switching element.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP30873892A JP3285161B2 (en) | 1992-11-18 | 1992-11-18 | Inverter device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP30873892A JP3285161B2 (en) | 1992-11-18 | 1992-11-18 | Inverter device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH06165531A JPH06165531A (en) | 1994-06-10 |
| JP3285161B2 true JP3285161B2 (en) | 2002-05-27 |
Family
ID=17984695
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP30873892A Expired - Lifetime JP3285161B2 (en) | 1992-11-18 | 1992-11-18 | Inverter device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3285161B2 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4707343B2 (en) * | 2003-07-31 | 2011-06-22 | パナソニック電工株式会社 | Lighting equipment |
| JP4831396B2 (en) * | 2005-03-01 | 2011-12-07 | レシップホールディングス株式会社 | Inverter transformer |
-
1992
- 1992-11-18 JP JP30873892A patent/JP3285161B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH06165531A (en) | 1994-06-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4246634A (en) | Start-up circuit for switch mode power supply | |
| US4992702A (en) | Inverter capable of controlling operating frequency | |
| US6081439A (en) | Inverter provided with output regulating mechanism | |
| US6016259A (en) | Power supply circuit | |
| JP3285161B2 (en) | Inverter device | |
| US5706187A (en) | Switching power source circuitry having a current bypass circuit | |
| US5036254A (en) | Inverter having a broad output-control range | |
| EP0061730A2 (en) | Transistor inverter device | |
| US4928037A (en) | Protected discharge lamp lighting system | |
| JP3203922B2 (en) | DC power supply | |
| JP2000184702A (en) | Power supply equipment | |
| JP2688411B2 (en) | Inverter device | |
| JP2672692B2 (en) | EL lighting circuit | |
| JPH02168859A (en) | Switching device and inverter | |
| JP2773534B2 (en) | DC power supply | |
| EP0388492B1 (en) | Inverter capable of controlling operating frequency | |
| JP2893463B2 (en) | Push-pull inverter | |
| JP3268672B2 (en) | Inverter drive circuit | |
| JP3121373B2 (en) | Discharge lamp lighting device | |
| JPH0783619B2 (en) | Inverter drive device | |
| KR910021186A (en) | Electronic ballast with current controlled inverter circuit of high frequency zero voltage switching | |
| JPH019275Y2 (en) | ||
| JPS645993Y2 (en) | ||
| JPH04359671A (en) | Voltage resonance dc-dc converter | |
| JPH06269171A (en) | Ringing choke converter system switching power supply |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090308 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090308 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100308 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110308 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120308 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120308 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130308 Year of fee payment: 11 |
|
| EXPY | Cancellation because of completion of term | ||
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130308 Year of fee payment: 11 |