JPH10294656A - Pwm pulse demodulator - Google Patents
Pwm pulse demodulatorInfo
- Publication number
- JPH10294656A JPH10294656A JP10471397A JP10471397A JPH10294656A JP H10294656 A JPH10294656 A JP H10294656A JP 10471397 A JP10471397 A JP 10471397A JP 10471397 A JP10471397 A JP 10471397A JP H10294656 A JPH10294656 A JP H10294656A
- Authority
- JP
- Japan
- Prior art keywords
- output
- pulse
- voltage
- input
- comparison amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Amplifiers (AREA)
Abstract
Description
【０００１】[0001]
【発明の属する技術分野】この発明は例えば小形のセン
サの出力として得られる、ＰＷＭ（パルス幅変調）パル
スを直流（アナログ）信号に復調するＰＷＭパルス復調
器に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a PWM pulse demodulator for demodulating a PWM (pulse width modulation) pulse obtained as an output of a small sensor into a DC (analog) signal.
【０００２】[0002]
【従来の技術】図２に従来のＰＷＭパルス復調器を示
す。入力端子１１に入力されたＰＷＭパルスは平滑回路
１２で平滑され、その平滑出力はバッファ回路１３を通
じて比較増幅器１４で基準電源１５の出力基準電圧Ｅr
との差電圧が出力される。ＰＷＭパルスは変調が掛けら
れていない状態でデュティ比が５０％、つまりオン区間
とオフ区間とが等しいパルスであって、この時、比較増
幅器１４の出力が例えば５Ｖとして出力端子１５に得ら
れるように、出力基準電圧Ｅr が調整される。入力ＰＷ
Ｍパルスのパルス幅のデュティ比が５０％以上になると
これを越えた大きさに応じて出力端子１５の出力レベル
が出力基準電圧より大きくなり、逆に入力ＰＷＭパルス
のパルス幅のデュティ比が５０％以下になると、その低
下に応じて出力端子１５の出力レベルが出力基準電圧Ｅ
r より下る。2. Description of the Related Art FIG. 2 shows a conventional PWM pulse demodulator. PWM pulse input to the input terminal 11 is smoothed by the smoothing circuit 12, the output reference voltage E r of the reference power supply 15 in the comparison amplifier 14 that smoothing output through the buffer circuit 13
Is output. The PWM pulse is a pulse having a duty ratio of 50% in an unmodulated state, that is, an ON period and an OFF period are equal. At this time, the output of the comparison amplifier 14 is obtained at the output terminal 15 as, for example, 5V. Then, the output reference voltage Er is adjusted. Input PW
When the duty ratio of the pulse width of the M pulse becomes 50% or more, the output level of the output terminal 15 becomes higher than the output reference voltage according to the magnitude exceeding the ratio, and conversely, the duty ratio of the pulse width of the input PWM pulse becomes 50%. % Or less, the output level of the output terminal 15 changes to the output reference voltage E in accordance with the decrease.
lower than r .
【０００３】[0003]
【発明が解決しようとする課題】この従来の復調器では
パルス幅変化の大きい信号に対しては正確な復調出力が
行える。しかしパルス幅変化が小さくなると、比較増幅
器１４の利得を大とする必要があり、増幅器１４のドリ
フトが問題となり、出力の安定性が悪くなるという問題
があった。With this conventional demodulator, accurate demodulation output can be performed for a signal having a large pulse width change. However, when the change in the pulse width is small, the gain of the comparison amplifier 14 needs to be increased, and the drift of the amplifier 14 becomes a problem, and the stability of the output becomes poor.
【０００４】[0004]
【課題を解決するための手段】この発明によれば入力Ｐ
ＷＭパルスによりスイッチ回路が制御され、パルス幅が
入力ＰＷＭパルス幅と同一で振幅が帰還電圧のパルスが
出力され、このスイッチ回路よりのパルスが平滑フィル
タで平滑され、その平滑出力は比較増幅器で基準電圧と
の差が増幅されて復調出力として出力されると共に差動
増幅器で出力基準電圧との差が差動増幅器で増幅されて
前記帰還電圧としてスイッチ回路へ供給される。According to the present invention, the input P
The switch circuit is controlled by the WM pulse, a pulse having the same pulse width as the input PWM pulse width and the amplitude of the feedback voltage is output, and the pulse from the switch circuit is smoothed by the smoothing filter. The difference from the voltage is amplified and output as a demodulated output, and the difference from the output reference voltage is amplified by the differential amplifier by the differential amplifier and supplied to the switch circuit as the feedback voltage.
【０００５】[0005]
【発明の実施の形態】図１Ａにこの発明の実施例を示
す。入力端子１１よりの入力ＰＷＭパルスはスイッチ回
路２１としての排他的論理和回路への一方の入力端へ供
給され、排他的論理和回路２１の他方の入力端は接地さ
れる。スイッチ回路２１、つまり排他的論理和回路２１
の出力は平滑フィルタ２２で平滑され、その平滑出力は
比較増幅器２３の非反転入力端へ供給される。基準電源
２４の基準電圧Ｅr1がバイアスバランス回路２５を通じ
て比較増幅器２３の反転入力端へ印加される。FIG. 1A shows an embodiment of the present invention. An input PWM pulse from the input terminal 11 is supplied to one input terminal of an exclusive OR circuit as the switch circuit 21, and the other input terminal of the exclusive OR circuit 21 is grounded. Switch circuit 21, that is, exclusive OR circuit 21
Is smoothed by a smoothing filter 22, and the smoothed output is supplied to a non-inverting input terminal of a comparison amplifier 23. The reference voltage Er1 of the reference power supply 24 is applied to the inverting input terminal of the comparison amplifier 23 through the bias balance circuit 25.
【０００６】比較増幅器２３の出力は出力端子１５へ供
給されると共に、差動増幅器２６の反転入力端へ供給さ
れる。差動増幅器２６の非反転入力端に出力基準電圧Ｅ
r0が印加される。この差動増幅器２６の反転入力端と直
列に、コンデンサ２８と抵抗素子２９の並列回路が挿入
され、また差動増幅器２６の反転入力端と出力端の間に
抵抗素子３１が接続され、差動増幅器２６、コンデンサ
２８、抵抗素子２９，３１により高域通過フィルタ（閉
ループで低域通過フィルタ）としても動作している。差
動増幅器２６の出力端はスイッチ回路２１として排他的
論理和回路の動作電源端子に接続されて帰還電圧ＶF が
印加される。The output of the comparison amplifier 23 is supplied to the output terminal 15 and to the inverting input terminal of the differential amplifier 26. The output reference voltage E is applied to the non-inverting input terminal of the differential amplifier 26.
r0 is applied. A parallel circuit of a capacitor 28 and a resistance element 29 is inserted in series with the inverting input terminal of the differential amplifier 26, and a resistance element 31 is connected between the inverting input terminal and the output terminal of the differential amplifier 26. The amplifier 26, the capacitor 28, and the resistance elements 29 and 31 also operate as a high-pass filter (closed-loop low-pass filter). The output terminal of the differential amplifier 26 is a feedback voltage V F is applied is connected to the operating power supply terminal of the exclusive OR circuit as the switching circuit 21.
【０００７】従ってスイッチ回路２１から出力されるパ
ルスは幅が入力ＰＷＭパルスの幅と一致し、振幅が帰還
電圧ＶF となる。基準電源２４よりの基準電圧Ｅr1は可
変抵抗素子３３で調整することができる。また差動増幅
器２６の利得は可変抵抗素子３１により調整することが
できる。入力端子１１よりの入力ＰＷＭパルスのデュテ
ィ比が５０％で、出力端子１５の出力電圧Ｖ0 が出力基
準電圧Ｅr0、例えば５Ｖになるように基準電圧Ｅr1を調
整する。Accordingly pulses output from the switch circuit 21 coincides with the width of the input PWM pulse amplitude is feedback voltage V F. The reference voltage Er1 from the reference power supply 24 can be adjusted by the variable resistance element 33. The gain of the differential amplifier 26 can be adjusted by the variable resistance element 31. The reference voltage E r1 is adjusted so that the duty ratio of the input PWM pulse from the input terminal 11 is 50% and the output voltage V 0 of the output terminal 15 becomes the output reference voltage E r0 , for example, 5V.
【０００８】入力ＰＷＭパルスのデュティ比が５０％を
越えると、平滑フィルタ２２の出力レベルが上がりこれ
に応じて比較増幅器２３の出力Ｖ0 が増加し、その増加
分が差動増幅器２６でスイッチ回路２１、つまり排他的
論理和回路の電源電圧、つまり帰還電圧ＶF が減少し、
従って、排他的論理和回路の出力はパルスの振幅が減少
し、平滑フィルタ２２の出力電圧が減少し、出力電圧Ｖ
0 が減少するように作用する。つまり負帰還がかかり、
比較増幅器２３の利得は著しく大きいが、出力電圧Ｖ0
は入力ＰＷＭパルスのパルス幅に応じて、出力基準電圧
Ｅr0より高いレベルで安定する。When the duty ratio of the input PWM pulse exceeds 50%, the output level of the smoothing filter 22 increases, and the output V 0 of the comparison amplifier 23 increases accordingly. 21, i.e. the supply voltage of the exclusive OR circuit, i.e. the feedback voltage V F is reduced,
Accordingly, the output of the exclusive OR circuit has a reduced pulse amplitude, the output voltage of the smoothing filter 22 decreases, and the output voltage V
0 acts to decrease. In other words, negative feedback is applied,
Although the gain of the comparison amplifier 23 is extremely large, the output voltage V 0
Stabilizes at a level higher than the output reference voltage Er0 according to the pulse width of the input PWM pulse.
【０００９】入力ＰＷＭパルスのデュティ比が５０％よ
り下ると同様に動作してパルス幅に応じて、出力基準電
圧Ｅr0より低い出力電圧Ｖ0 が得られる。スイッチ回路
２１としては図１Ｂに示すようにＰ形ＭＯＳＦＥＴ２１
ａのソースを接地し、ドレインをＮ形ＭＯＳＦＥＴ２１
ｂを通じて帰還電圧ＶF が与えられる端子に接続し、Ｆ
ＥＴ２１ａ，２１ｂの両ゲートを入力端子１１に接続
し、ＦＥＴ２１ａ，２１ｂの接続点を平滑フィルタ２２
に接続する。[0009] Depending on the pulse width operates as well as duty ratio of the input PWM pulse down than 50%, the output voltage V 0 is lower than the output reference voltage E r0 obtained. As the switch circuit 21, as shown in FIG.
a is grounded and the drain is N-type MOSFET 21
connected to a terminal the feedback voltage V F is applied through b, F
Both gates of the ETs 21a and 21b are connected to the input terminal 11, and the connection point of the FETs 21a and 21b is connected to the smoothing filter 22.
Connect to
【００１０】なお、出力基準電圧Ｅr0を５Ｖ、入力ＰＷ
Ｍパルスの変調状態に応じて±５Ｖ（電源電圧が１０
Ｖ）の場合、帰還電圧は５±１Ｖ変化する。この復調器
の伝達関数は以下の様になる。この復調器はパルス面積
をアナログ（直流）電圧に変換している。この変換係数
を復調係数Ｋとすると Ｋ＝（変調信号“０”時の復調電圧（平滑電圧））／
（変調信号“０”時の差動増幅器２６の出力電圧） で表わされる（この値は、あらかじめ測定する必要があ
る）。The output reference voltage E r0 is 5 V, the input PW
± 5 V (power supply voltage is 10
V), the feedback voltage changes by 5 ± 1V. The transfer function of this demodulator is as follows. This demodulator converts the pulse area into an analog (DC) voltage. Assuming that this conversion coefficient is a demodulation coefficient K, K = (demodulation voltage (smoothed voltage) at the time of modulation signal “0”) /
(The output voltage of the differential amplifier 26 when the modulation signal is "0") (this value needs to be measured in advance).
【００１１】ここで、平滑フィルタ２２の特性を１／
（１＋ＴＳ）、比較増幅器２３の利得をＧS 、差動増幅
器２６の利得をＧF とする。 ＧS ＝ＧS ／（１＋ＧS ＧF ）＝１／（１／ＧS ＋ＧF ） ・・・（１） 復調増幅利得はＧS ＝ＧS1／（１＋ＴＳ）、帰還利得は
ＧS ＝ＧS1・Ｋとなり、これを式（１）に代入すると ＧS ＝１／（（ＴＳ＋１）／ＧS ＋ＧF ・Ｋ） となる。ＧS >>１とすると、 ＧS ≒１／ＧF ・Ｋ 電源電圧＝１０Ｖ、変調信号“０”時のＶ0 ＝ＶF ＝５
Ｖ、復調係数Ｋ＝０．２／５＝０．０４、変調信号＝±
０．０１、出力電圧＝±２Ｖ、即ちＧS ＝２Ｖ／０．０
１Ｖ＝２００倍とすると、差動増幅器２６の利得ＧF は ＧF ＝１／ＧS ・Ｋ＝１／２００×０．０４＝０．１２
５ 差動増幅器２６に高域通過フィルタの作用をもたせる
と、低域通過フィルタ復調増幅器として作動させること
ができる。Here, the characteristic of the smoothing filter 22 is 1 /
(1 + TS), the gain of the comparison amplifier 23 is G S , and the gain of the differential amplifier 26 is G F. G S = G S / (1 + G S G F ) = 1 / (1 / G S + G F ) (1) The demodulation amplification gain is G S = G S1 / (1 + TS), and the feedback gain is G S = G. S1 · K, which is substituted into equation (1), then G S = 1 / ((TS + 1) / G S + G F · K). Assuming that G S >> 1, G S ≒ 1 / G F · K power supply voltage = 10 V, V 0 = V F = 5 when the modulation signal is “0”
V, demodulation coefficient K = 0.2 / 5 = 0.04, modulation signal = ±
0.01, output voltage = ± 2 V, that is, G S = 2 V / 0.0
Assuming that 1V = 200 times, the gain G F of the differential amplifier 26 is G F = 1 / G S · K = 1/200 × 0.04 = 0.12
5 When the differential amplifier 26 has the function of a high-pass filter, it can be operated as a low-pass filter demodulating amplifier.
【００１２】[0012]
【発明の効果】以上述べたようにこの発明によれば復調
出力を入力ＰＷＭパルスの振幅に負帰還をかけることに
より、大きな利得の比較増幅器を用いて、パルス幅が微
小なＰＷＭパルスでも、正しく、安定に動作するものが
得られる。As described above, according to the present invention, the negative feedback of the demodulated output to the amplitude of the input PWM pulse is used, so that even a PWM pulse having a small pulse width can be correctly used by using a comparative amplifier having a large gain. , Which can operate stably.
【図１】Ａはこの発明の実施例を示す回路図、Ｂはその
スイッチ回路２１の他の例を示す図である。FIG. 1A is a circuit diagram showing an embodiment of the present invention, and FIG. 1B is a diagram showing another example of the switch circuit 21.
【図２】従来のＰＷＭパルス復調器を示す回路図。FIG. 2 is a circuit diagram showing a conventional PWM pulse demodulator.
Claims (1)
パルスと同一幅で振幅が帰還電圧のパルスを出力するス
イッチ回路と、 そのスイッチ回路の出力を平滑する平滑フィルタと、 その平滑フィルタの平滑出力と基準電圧との差を増幅し
て復調出力として出力する比較増幅器と、 その比較増幅器の復調出力と出力基準電圧との差を増幅
して、上記帰還電圧として上記出力回路へ出力する差動
増幅器と、を具備するＰＷＭパルス復調器。1. A switch circuit which is controlled by an input PWM pulse and outputs a pulse of a feedback voltage having the same width as the input pulse and an amplitude, a smoothing filter for smoothing an output of the switch circuit, and a smoothing output of the smoothing filter. A comparison amplifier that amplifies a difference between the reference voltage and outputs the result as a demodulated output; a differential amplifier that amplifies a difference between the demodulated output of the comparison amplifier and the output reference voltage and outputs the difference to the output circuit as the feedback voltage. A PWM pulse demodulator comprising:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9104713A JP2987458B2 (en) | 1997-04-22 | 1997-04-22 | PWM pulse demodulator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9104713A JP2987458B2 (en) | 1997-04-22 | 1997-04-22 | PWM pulse demodulator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10294656A true JPH10294656A (en) | 1998-11-04 |
| JP2987458B2 JP2987458B2 (en) | 1999-12-06 |
Family
ID=14388129
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9104713A Expired - Lifetime JP2987458B2 (en) | 1997-04-22 | 1997-04-22 | PWM pulse demodulator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2987458B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100596005B1 (en) | 2004-11-30 | 2006-07-05 | 한국전자통신연구원 | Demodulation circuit |
-
1997
- 1997-04-22 JP JP9104713A patent/JP2987458B2/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100596005B1 (en) | 2004-11-30 | 2006-07-05 | 한국전자통신연구원 | Demodulation circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2987458B2 (en) | 1999-12-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8120346B2 (en) | Methods and apparatus for current sensing | |
| JP2586495B2 (en) | High frequency detection circuit | |
| JPS6111546B2 (en) | ||
| KR890004672B1 (en) | Multiplexing circuit | |
| JP2987458B2 (en) | PWM pulse demodulator | |
| JP4020844B2 (en) | Switching power supply | |
| JP2000155139A (en) | Current detecting device | |
| JPH03286605A (en) | Optical receiver circuit | |
| JPH0537255Y2 (en) | ||
| JPS62169515A (en) | Semiconductor integrated circuit | |
| JP4020859B2 (en) | Switching power supply | |
| JPH0482305A (en) | Logarithmic amplifier rectifier circuit and agc circuit for telephone set using the amplifier rectifier circuit | |
| JPH0441612Y2 (en) | ||
| JP4108416B2 (en) | Signal rectifier circuit device | |
| JPH0424647Y2 (en) | ||
| JPS5928285B2 (en) | phase inversion circuit | |
| JPS5912837Y2 (en) | Optical signal receiver | |
| JP3539782B2 (en) | Control circuit | |
| JPH011014A (en) | Voltage-current conversion circuit | |
| JPH0526541Y2 (en) | ||
| JPH0117847Y2 (en) | ||
| JPH0354481B2 (en) | ||
| JPH03266577A (en) | Light reception device | |
| JPS59203963A (en) | Level decision circuit | |
| JPS6269712A (en) | Gain control circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19990824 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071008 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081008 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091008 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091008 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091008 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101008 Year of fee payment: 11 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101008 Year of fee payment: 11 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111008 Year of fee payment: 12 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111008 Year of fee payment: 12 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121008 Year of fee payment: 13 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121008 Year of fee payment: 13 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131008 Year of fee payment: 14 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |